Memory Ext/Time Share Register Control

This document contains the circuit schematics for the M8317-YB-1 Option Board #2, which handles Memory Extension/Time Share Register Control. The schematics detail instruction buffers, user buffers, ROM configurations for bootstrap/autorestart, and various bus control logic, including interface signals for I/O and interrupt handling.