This document provides technical specifications and architectural details for the J-11 microprocessor. It covers general registers, processor status words, memory management, memory system (including cache and instruction stream buffer), floating-point instructions, and trap/interrupt handling. It also outlines hardware differences for users transitioning from PDP-11/44 or PDP-11/70 systems and details the console ODT command set.
Site structure and layout ©2026 Majenko Technologies