

Networks·Communication

DECserver 100 Terminal Server

Technical Manual

**Prepared by Educational Services
of
Digital Equipment Corporation**

First Edition, July, 1965

Digital Equipment Corporation 1965
All Rights Reserved

The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this document.

Printed in U.S.A.

The following are trademarks of Digital Equipment Corporation:


DEC
DEC Camille
DECnet
DECsystem 10
DECsystem 20

DECUS
DECwriter
DIBOL
MANAGER
MCP
PDS
Programming
Rambus

RSTS
RSX
TENOL
VAX
VMS
VT
Work Project




Figure 8-1: DECserver 100 Terminal Server Logic Block Diagram

2

Self-Test Program

2.1	General	2.1
2.2	Self-Test Modes	2.2
2.2.1	Power-Up Mode	2.2
2.2.1.1	Power-Up Flag	2.2
2.2.1.2	Reset Flag	2.2
2.2.2	Initialized Mode	2.2
2.2.3	Manufacturing Mode	2.4
2.2.4	Error Mode	2.4
2.2.4.1	Nonfatal (Soft) Errors	2.5
2.2.4.2	Fatal (Hard) Errors	2.6
2.3	Diagnostic Modules	2.10
2.3.1	Module A - Service Memory and Timer Tests	2.10
2.3.2	Module B - DART Transmit/Receive Tests	2.11
2.3.3	Module C - Network's Interconnect (NI) Transmit/Receive Tests	2.12
2.3.4	Module D - Hardware Exceptions	2.13

3

Initialize Program

3.1	General	3.1
3.2	Downline Load	3.2
3.2.1	Downline Load Message	3.2
3.2.2	Downline Load Procedure	3.3
3.3	Upline Dump	3.4
3.3.1	Upline Dump Message	3.4
3.3.2	Upline Dump Procedure	3.5
3.4	Status and Error Messages	3.6
3.4.1	Ethernet Diagnostic Error Message	3.6
3.4.2	Nonfatal (Soft) Error Message	3.6
3.4.3	Load Failure or Timeout Error Message	3.7
3.4.4	Fatal Bugcheck Error Message	3.7
3.4.5	Timeout Abort Dump Message	3.9
3.4.6	Load or Dump Failure Message	3.9
3.4.7	Bad Image File Message	3.10

4

On-Line Debugging Tool (CDT)

4.1	General	4.1
-----	---------	-----

4.1.1	Initial Requirements	4.1
4.1.2	Entering ODT	4.2
4.1.2.1	Entering ODT from the Test Test Manufacturing Mode	4.2
4.1.2.2	Entering ODT from the LUT Operating Software	4.2
4.2	ODT Command Functions	4.3
4.2.1	Command Input Errors	4.3
4.2.2	Command Summary	4.3
4.3	Accessing Terminal Server Address Space	4.4
4.4	Memory and I/O Register Commands	4.5
4.4.1	Examine (E) Command	4.5
4.4.1.1	Examine Byte (EB) Command	4.5
4.4.2	CPU Register Commands	4.6
4.4.2.1	CPU Address Register (CAR) Command	4.6
4.4.2.2	CPU Data Register (DR) Command	4.6
4.4.2.3	CPU Status Register (SR) Command	4.6
4.4.3	Dump Commands	4.7
4.4.3.1	Memory Dump (DM) Command	4.7
4.4.3.2	Half Dump (CTRL, C) Command	4.7
4.4.3.3	Register Dump (RD) Command	4.7
4.5	Running Program Codes (RPC)	4.8
4.6	Program Control Commands	4.9
4.6.1	Go (G) Command	4.9
4.6.1.1	Single Step Facility (SS) Command	4.9
4.6.1.2	Single Step Breakout (SB) Command	4.9
4.6.2	Breakpoint Commands	4.10
4.6.2.1	Breakpoint Set (BS) Command	4.10
4.6.2.2	Breakpoint Clear (BC) Command	4.10
4.6.2.3	Display Breakpoints (DB) Command	4.10
4.6.2.4	Breakpoint Message	4.10

b Functional Logic Description

5.1	Architecture	5.1
5.2	Microcomputer Logic	5.2
5.3	Central Processor Logic (CPU) and Data Address Bus	5.3
5.3.1	Power-Up Sequence Logic	5.3
5.3.2	System Clock Logic	5.3
5.3.3	Bus Arbitration	5.3
5.3.4	Interrupt Control	5.3
5.3.5.1	Priority Level Calculators and Vector Addresses	5.3
5.3.5.2	CPU Response to an Interrupt Request	5.3
5.3.5.3	CPU Interrupt Vector	5.3
5.3.6	Hardware Counters and Timers	5.3

5.1	Terminal Server Memory	5-11
5.1.1	Address Selection	5-16
5.1.2	Power-Up Addressing	5-17
5.1.3	DART and LANCE Register Addressing	5-19
5.1.4	Program Random Access Memory (Program RAM)	5-20
5.1.5	Program Read-Only Memory (Program ROM)	5-20
5.1.6	Physical Address Programmable ROM (PA PROM)	5-24
5.1.7	Electrically Erasable Programmable ROM (EEPROM)	5-24
5.2	Terminal Interface	5-25
5.2.1	Dual Asynchronous Receive/Transmitter (UART)	5-27
5.2.2	Receive and Transmitt Registers	5-31
5.2.2.1	Mode Registers (MRMA and MPRM)	5-33
5.2.2.2	Status Registers (SRA and SRB)	5-36
5.2.2.3	Clock Select Registers (CSRA and CSRB)	5-37
5.2.2.4	Command Registers (CMA and CMPM)	5-38
5.2.2.5	Receive Holding Registers (RHRA and RHRR)	5-39
5.2.2.6	Transmit Holding Registers (THRA and THRR)	5-39
5.2.2.7	Auxiliary Control Register (ACR00)	5-39
5.2.3	Input Port and Output Port Registers	5-40
5.2.3.1	Input Port State Register (IPSR)	5-40
5.2.3.2	Input Port Change Register (IPC)	5-41
5.2.3.3	Auxiliary Control Register (ACR01)	5-41
5.2.3.4	Output Port Configuration Register (OPCR)	5-41
5.2.3.5	Output Port Register (OPR)	5-41
5.2.3.6	Interrupt Control and Counter/Timer Register	5-41
5.2.3.7	Auxiliary Control Register (ACR02)	5-41
5.2.3.8	Interrupt Status Register (ISR)	5-41
5.2.3.9	Interrupt Mask Register (IMR)	5-41
5.2.3.10	Counter/Timer Registers (CTR0 and CTR1)	5-41
5.2.3.11	Counter/Timer Start and Stop Commands	5-48
5.3	Ethernet Interface	5-48
5.3.1	Serial Interface Adapter (SIA)	5-49
5.3.2	Local Area Network Controller for Ethernet (LANC)	5-50
5.3.2.1	Features	5-50
5.3.2.2	DMA Transfers with Program RAM	5-51
5.3.2.3	Operating Modes	5-52
5.3.2.4	Register Address and Data Ports	5-56
5.3.2.5	Register Address Port (RAP) and Latch	5-56
5.3.2.6	Control Status Register 0 (CSR0)	5-57
5.3.2.7	Control Status Register 1 (CSR1)	5-57
5.3.2.8	Control Status Register 2 (CSR2)	5-57
5.3.2.9	Control Status Register 3 (CSR3)	5-57
5.3.3	Buffer Management Functions	5-59
5.3.4	Interrupt Block	5-60
5.3.5	Mode (MDC) Register	5-60

5.5.3.1	Physical Address Filter (PAIF) Register	5.65
5.5.3.2	Logical Address Filter (LAIF) Register	5.66
5.5.3.3	Receive Descriptor Ring Address (RDRA) Register	5.66
5.5.3.4	Transmit Descriptor Ring Address (TDRA) Register	5.67
5.5.4	Receive Descriptor Ring	5.68
5.5.5	Transmit Descriptor Ring	5.74

6 Hardware Description

6.1	General	6.1
6.2	Features	6.1
6.2.1	Hardware Options	6.1
6.2.2	Approved Terminals	6.3
6.2.3	Rear Panel Elements	6.3
6.3	Specifications	6.4
6.3.1	Physical Specifications	6.4
6.3.2	Electrical Specifications	6.5
6.4	Data Cable Connectors	6.7
6.4.1	Terminal Connector Pin Assignments	6.7
6.4.2	Ethernet 10Base-T Connector Pin Assignments	6.7
6.5	Data Cables	6.8
6.5.1	Terminal Connector Cables	6.8
6.5.2	Ethernet Transceiver Connector Cables	6.9

Index

Figures

1.1	DECserver 100 Terminal Server	1.1
1.2	DECserver 100 Terminal Server Rear Panel	1.1
1.3	Basic Ethernet Configuration	1.14
1.4	Basic Digital Ethernet Transceiver	1.21
1.5	Extended Ethernet Configuration	1.22
1.6	Typical Large Scale Ethernet Configuration	1.23
1.7	Ethernet Data Frame Format	1.24
2.1	DECserver 100 Terminal Server Logic Block Diagram	2.1
2.2	PI Block Diagram	2.4
2.3	DECserver 100 Terminal Server Address Space Allocation	2.10
2.4	CPU Selection of DECserver 100 Terminal Server Address Space	2.16
2.5	Address Decoder and PAI Block Diagram	2.17
2.6	Program RAM Block Diagram	2.22

5-7	Program ROM, EEPROM, and EPROM Block Diagram	5-26
5-8	DART Block Diagram	5-27
5-9	DART Receive and Transmit Register Bit Formats	5-28
5-10	DART Input and Output Port Register Bit Formats	5-30
5-11	DART Interrupt Control and Counter/Timer Register Bit Format	5-31
5-12	MA Connection to an Ethernet Transceiver	5-38
5-13	LANC Block Diagram	5-52
5-14	LANC Register Address Port (MAP) and Control/Status Register (CSR) Bit Formats	5-58
5-15	LANC Initialize Block Format	5-63
5-16	LANC Receive Descriptor Ring Entry	5-71
5-17	LANC Transmit Descriptor Ring Entry	5-74
6-1	DECserver 100 Terminal Server Dimensions	6-5

Table

1-1	Rear Panel Element Description	1-4
1-2	Basic Factory Set Default Terminal Characteristics	1-5
1-3	Local Mode Operating Commands	1-9
1-4	Local Mode Terminal Commands	1-10
1-5	Local Mode System Commands	1-11
1-6	Test Terminal Characteristics	1-13
1-7	Description of the Terminal Characteristic Functions	1-15
1-8	Terminal Transmit, Receive Speeds and Stop Bits	1-16
1-9	Server Status and Error Message Types	1-18
1-10	Ethernet Data Frame Fields	1-20
1-11	Summary of Ethernet Characteristics	1-25
2-1	Initialized Mode Parameter Rate Bit Usage	2-1
2-2	Nonfatal (Soft) Error Types	2-5
2-3	Error Status Parameter Longword	2-6
2-4	Fatal (Hard) Error Types	2-7
2-5	Fatal (Hard) Error Codes Written to EEPROM	2-7
2-6	EEPROM Address Space Allocation	2-9
2-7	Module A—Memory and Timer Tests	2-10
2-8	Module B—DART Transmit/Receive Tests	2-11
2-9	Module C—Network Interconnect (NI) Transmit/Receive Tests	2-12
2-10	Module D—VMEbus Exerciser	2-13
3-1	System Crash Error Codes	3-5
4-1	GMT Command Error Codes	4-1
4-2	On-Line Debugging Test (O/LDT) Commands	4-1
4-3	Terminal Server Address Ranges	4-5
5-1	CPU and Data Address Bus Signal Description	5-1
5-2	Power-Up Sequences Signal Functions	5-9
5-3	Power-Up Sequences Logical Signals	5-9
5-4	Operating Frequencies	5-10

5-5	Priority Encoder Inputs	5-11
5-6	Interrupt Vector Addresses	5-12
5-7	Programmable Array Logic (PAL) Output Functions	5-15
5-8	Summary of DART Register Address Functions	5-26
5-9	DART Signal Descriptions	5-28
5-10	Mode Register MR1A and MR1B Bit Functions (Read/Write Address 1000001 and 1000010)	5-33
5-11	Mode Register MR2A and MR2B Bit Functions (Read/Write Address 1000011 and 1000100)	5-35
5-12	Status Register SRA and SRB Bit Functions (Read Address 1000011 and 1000100)	5-36
5-13	Clock Select Register (CSA and CSB) Bit Functions (Write Address 1000011 and 1000100)	5-37
5-14	Command Register CRA and CRB Bit Functions (Write Address 1000011 and 1000100)	5-38
5-15	Auxiliary Control Register ACR0 Bit Function (Write Address 1000000)	5-39
5-16	Input Port Change Register (IPCH) Bit Functions (Read Address 1000000)	5-41
5-17	Auxiliary Control Register ACR1 Bit Functions (Write Address 1000000)	5-41
5-18	Output Port Configuration Register (OPCH) Bit Functions (Write Address 1000010)	5-42
5-19	Auxiliary Control Register ACR2 Bit Functions (Write Address 1000000)	5-43
5-20	Interrupt Status Register (ISR) Bit Functions (Read Address 1000010)	5-46
5-21	SLA and SLE Input/Output Interface Signals	5-47
5-22	LANCE and SLA Interface Signals	5-49
5-23	LANCE Operating and Data Addressing Signals	5-50
5-24	Control Status Register (CSR) Bit Functions	5-51
5-25	Control Status Register (CSR) Bit Functions	5-52
5-26	Control Status Register (CSR) Bit Functions	5-53
5-27	Control Status Register (CSR) Bit Functions	5-54
5-28	Mode Control Register (MCR) Bit Functions	5-55
5-29	Receive Descriptor Ring Address (RDRA) Register Bit Functions	5-56
5-30	Transmit Descriptor Ring Address (TRRA) Register Bit Functions	5-57
5-31	Receive Message Descriptor (RMD0) Bit Functions	5-58
5-32	Receive Message Descriptor (RMD1) Bit Functions	5-59
5-33	Receive Message Descriptor (RMD2) Bit Functions	5-60
5-34	Receive Message Descriptor (RMD3) Bit Functions	5-61
5-35	Transmit Message Descriptor (TMD0) Bit Functions	5-62
5-36	Transmit Message Descriptor (TMD1) Bit Functions	5-63
5-37	Transmit Message Descriptor (TMD2) Bit Functions	5-64
5-38	Transmit Message Descriptor (TMD3) Bit Functions	5-65
6-1	DDC Server and Hardware Options	6-7
6-2	Approved DDC/CI Vendors	6-8
6-3	How to Use Element Functions	6-9
6-4	Physical Specifications	6-10
6-5	Electrical Specifications	6-11

6-6	Terminal Connector Pin Assignments	6-7
6-7	Ethernet Transceiver Connector Pin Assignments	6-8
6-8	Terminal Connector Cables	6-9
6-9	Ethernet Transceiver Connector Cables	6-10

Preface

The DECserver 100 Terminal Server Technical Manual provides general operating and hardware information, as well as a technical description of the logical functions.

Intended Audience

This manual is intended for use as a resource for training, field service, and manufacturing and is one of many documents supporting the DECserver 100 terminal server. It provides detailed technical information and assumes previous training or experience with Ethernet networks and with DECIMAL VAX-11 or PDP-11 architecture.

Manual Structure

The manual consists of six chapters that provide the following information:

- Chapter 1 - Introduces the DECserver 100 terminal server and the Ethernet communications system. Describes the local mode commands available to all users.
- Chapter 2 - Describes the self test program, diagnostic modes, and test sequences.
- Chapter 3 - Describes the initialize program, download and upload dump procedures. Explains the status and error messages.
- Chapter 4 - Describes the on-line debugging tool (ODT) commands and explains how they are used.

Chapter 5 - Describes terminal server logic functions to the block diagram level.

Chapter 6 - Lists the terminal server hardware and cable options and the physical and electrical specifications.

Other DECserver 100 Documents

- *DECserver 100 Terminal Server Site Preparation/Hardware Installation Guide* (AA-CK-3A-TK)
- *DECserver 100 Terminal Server Software Installation Guide (VAX/VMS)* (AA-DJ17A-TK)
- *DECserver 100 Terminal Server Operations Guide* (AA-Z001A-TK)
- *DECserver 100 Terminal Server User's Pocket Guide* (AV-Z001A-TK)
- *DECserver 100 Terminal Server Identification Card* (AV-DJ35A-TK)
- *LAT Network Manager's Guide* (AA-DJ18A-TK)

Associated Documents

- *The Ethernet - A Local Area Network - Data Link Layer and Physical Layer Specifications* (Version 2.0, November 1982) (AA-K759B-TK)
- *Ethernet Installation Guide* (EK-E1P2K-IN)
- *Ethernet Networks - Ethernet Products and Services Catalog* (011-23484-12)
- *H4000 DIGITAL Ethernet Transceiver Installation Manual* (EK-H4000-IN)
- *H4000 DIGITAL Ethernet Transceiver Technical Manual* (EK-H4000-TM)
- *DELN1 Installation/Operation Manual* (EK-DELN1-IN)
- *Installing Etherjack* (EK-DEX4K-IN)

1

Introduction

1.1 General

This chapter introduces the DECserver 100 Terminal Server and the Ethernet communications system. It also describes the local mode commands available to all users and explains their use.

1.2 DECserver 100 Terminal Server

The DECserver 100 hardware consists of a microprocessor module, power supply, and fan, mounted in a metal case that provides radio-frequency (RF) shielding. The unit is contained in an outer plastic case (Figure 1-1) and is available in two models:




Figure 1-1 DECserver 100 Terminal Server

- DSRVA-AA - for installations using 120 V ac power
- DSRVA-AB - for installations using 240 V ac power

The DECserver 100 Terminal Server is a free-standing, intelligent terminal controller that connects up to eight asynchronous terminals to one or more processors (called servers) on an Ethernet local area network. It may be connected directly to the network through an H4000 DIGITAL Ethernet transceiver or may be part of an expanded system through a DIGITAL Ethernet local network interconnect (DELNI) unit.

When a user is connected to a service node, response times and throughput are comparable with directly connected on-line terminals. Any number of terminal servers and service nodes can be installed on a network within the limits described in the Ethernet specification.

1.2.1 Service Node and Load Host

Processors supporting the DECserver 100 Terminal Server on an Ethernet system provide the following types of service:

- **Service node** - Any processor on the local area network (LAN) that implements the local area transport (LAT) communication protocol. This may also be a specialized LAN server providing communication capabilities to non-LAT nodes.
- **Load host** - Service nodes on the LAN which also implement the DECnet Phase V protocol and download the LAT operating software to any requesting server.

1.2.2 Firmware and Software

The DECserver 100 is supplied with the following programs permanently stored in program ROM:

- Self test program
- Initial program
- On-line debugging (OOL)

The server and the LAI operating software from a local terminal. The following description used for the server and the LAI program contains several important points:

1. When power is applied to the terminal server, the self test program performs a series of diagnostic tests and then calls the initiate program.
2. The initiate program transmits a request for a download load of the LAI operating software from any system on the LAN.
3. When available, configured Phase IV DECnet hosts volunteer to load the LAI software; the DECnet host loads from the first one that responds.
4. Following the load, the LAI software starts up and continues execution until the next power-up sequence or server initialization. At this time, the server is fully operational and terminal users can gain access to any authorized service node.

1.2.2 Controls and Connectors

A light-emitting diode (LED) on the rear panel indicates the terminal server hardware status. Figure 1-2 shows the rear panel location of the cable connectors, switches, and the LED. Table 1-1 describes their functions.




Figure 1-2 DECserver 100 Terminal Server Rear Panel

Table 1-1: Row Panel Element Description

Element	Function
LED Indicator State	
ON	The server has successfully passed the power up self tests and requested a download load of the LAT operating software from a Phase IV DECnet host. If the load is successful, the LAT operating software (the server software) is in place and the server is fully operational.
Blinking	The server has failed one or more of the residual diagnostic self tests. The problem may be related to the network connection or may indicate a non-fatal hardware error in the server or terminal line. (Section 4 of the <i>DECserver 100 Terminal Server Operations Guide</i> provides troubleshooting information on this condition.)
OFF	Power is off or fatal errors occurred. If a fatal error occurs, the server will not turn on and must be replaced.
Reset-to-Factory-Settings Switch (R/S)	Used to reset the permanent server and terminal characteristics to their factory set values. The switch is used as follows: when the unit is repaired or when the current values cause the server to be unusable. 1. Press and hold the reset-to-factory settings switch. 2. Inserting the on-board card. 3. Plugging in the power cord. 4. Hold the reset-to-factory settings switch for 1 second, then release.
Terminal Connectors (1-4)	Figure 1-11 provides details on how to connect a serial device between terminal and the terminal server through a RS-232C null modem cable or RS-232C extension cable.

Table 1-1 Rear Panel Element Description (Cont)

Element	Function
Ethernet Transceiver Connector (25)	One RJ-45 female connector connects the terminal server to an IEEE 802.3 Ethernet transceiver or DPLN [®] through a RNECA transceiver cable.
AC Line Voltage Input Selector Switch	Allows the installer to set the server for 47–63 Hz input power as follows: 120-volt position for 100V–120V ac 240-volt position for 220V–240V ac
AC Power Cord Receptacle	A country-specific power cord is supplied with each terminal server.
AC Line Fuse	The fuse depends on the server installation. European: 1A, 10A, 50A, 250V ac Non-European: 1A, 10A, 250V ac

1.2.4 Power-Up and Initialization

When the terminal server is installed and power is applied, a terminal must be plugged into the first terminal connector (1) for any self-test errors or downline load messages to be reported.

The terminal must be set to the basic factory-set default characteristics listed in Table 1-2. When the server is in operation, the server manager may define another terminal as the console or change the characteristics.

Table 1-2 Basic Factory-Set Default Terminal Characteristics

Characteristic	Default Value
Terminal response timeout	1000 ms
Character set	ASCII
Parity	None

Power-up and initialize sequence - When the terminal server is plugged into an ac power source, it initiates a power-up sequence that performs the following functions:

1. The terminal server starts up the self-test program that performs a series of tests in program ROM and RAM and verifies the operating state of the server hardware. On a fatal error, the self-test halts without turning on the LED indicator.
2. The self-test turns on the LED indicator for no errors or sets it to blink for nonfatal (soft) errors. It then calls the initialize program that requests a download load of the server software (the LAT operating software).
3. The console terminal displays a number of messages in the following format that display the progress of the download load and report any problems or error conditions:

Local <XX> Message

In the message, **XX** represents a decimal status or error code.

4. When the download load is complete, the console terminal displays the "Image load complete" message. The terminal server is connected to the Ethernet system and is ready for local or on-line operation.
5. When the terminal server is fully operational, the server manager may invoke the self-test and initialize programs at any time.

1.2.5 Operating Modes

The **SOVER** software provides two user operating modes under normal operation:

- **Local mode** - Users communicate with the terminal server and connect to service nodes using the local mode commands.
- **Service mode** - Users communicate with connected service nodes.

1.2.5.1 Local Mode Operation - Local mode provides the following types of command functions:

- **Nonprivileged commands** - The nonprivileged commands are designed for use by all terminal users.
- **Privileged commands** - The privileged commands are designed for the terminal server manager responsible for setting up and monitoring server operations.

The nonprivileged commands allow users to:

- Connect to and disconnect from server nodes on the network
- Set and show terminal characteristics
- Show available services, nodes, current sessions and other system information
- Make use of other functions such as terminal testing, locking and broadcast functions

In addition, the privileged commands allow the server manager to:

- Configure the operating characteristics for all terminals
- Set up the server operating characteristics
- Perform Ethernet and terminal loopback tests
- Zero all counters
- Control user access to the terminal server and service nodes
- Initialize the terminal server
- Perform extended diagnostic self-test functions

1.2.5.2 Service Mode Operation - In service mode, terminal users perform on-line operations with any service node they are authorized to access. Users may connect and maintain sessions with up to four systems at once.

Except for a few control key functions (XOFF, XON, BREAK and SWITCH characters) the server software does not process characters but passes them between the terminal and the service node. Printable keyboard characters are echoed by the service node.

1.2.5.3 Application Modes - When a user logs in on the terminal server, the terminal-to-service node operating mode may be set by command or determined dynamically by preset characteristics.

The terminal server supports the following operating modes and speed ranges:

- **Inter active terminal mode** - 75 to 19,200 bits/s
- **Flow-controlled block mode or file-transfer mode** - 75 to 9,600 bits/s

Block mode applications supporting XOFF/XON flow control are supported. The main use of this mode is by intelligent video terminals that support screen editing and send an entire screen of characters to the service node.

File transfer operations are supported for the following DIGITAL personal computers at speeds of up to 9,600 bits/s:

- Professional 350/180 series
- Rainbow 100, 100+
- DECmate II

Chapter 6 provides a list of the currently approved DIGITAL terminal-

1.2.6 Local Mode Commands

The local mode commands consist of the following three functional groups:

- **Operating commands** - Used to make connection and perform sessions with authorized service nodes as described in Table 1-3.
- **Terminal commands** - Used to find information on and set terminal characteristics as described in Table 1-4.
- **System commands** - Used to find information on system services, states and sessions as described in Table 1-5.

Table 1-3: Local Mode Operating Commands

Command	Description
<i>Connect/Disconnect Commands</i>	
CONNECT SERVICE service-name	Connects the terminal to the specified service. Users may connect to as many as four services at once, or as many as defined by the server manager. Each session then has an assigned number (1 - 4) that may be referenced in certain commands. A list of available services may be displayed with the SHOW SERVICES command.
DISCONNECT	Disconnects the terminal from the current session.
DISCONNECT ALL	Disconnects the terminal from all active sessions.
DISCONNECT SESSION n	Disconnects the terminal from session n (1 - 4).
LOCK	Allows the user to lock the terminal, leaving all sessions active. The user must enter a password at the "Lock password:" prompt. The password must then be used to regain control of the terminal in the local mode.
LOGOUT	Terminates the user's entire terminal session, disconnecting from all connected nodes and logging out the user from the terminal server.
<i>Break/Resume Session Commands</i>	
BREAK key	Leaves the service mode on the current session and enters the host mode. A switch character may also be defined for this function.
BACKWARDS	Resumes the previous session in the service mode. A switch character may also be defined for this function.
FORWARD	Resumes the next session in the service mode. A switch character may also be defined for this function.
RESUME	Resumes the current session in the service mode.
RESUME SESSION n	Resumes the designated session n (1 - 4) in the service mode.

Table 1-4: Local Mode Terminal Commands

Command	Description
BROADCAST TERMINAL n "text"	Allows the user to send a message of up to about 120 characters to another user on the server. (Omitting the quotes displays it in uppercase. (The message is displayed only if the broadcast characteristic is enabled for the receiving terminal.)
SET TERMINAL characteristic	Sets the dynamic terminal characteristics listed in Table 1-4. Two or more characteristics may be entered if they are separated by a comma, space, or both. The dynamic characteristics remain in effect until the user logs out.
DEFINE TERMINAL characteristic	Sets the permanent terminal characteristics in EEPROM listed in Table 1-4. Two or more characteristics may be entered, separated by a comma, a space, or both. DEFINE does not change the dynamic characteristics currently in effect. The permanent values in EEPROM are placed in effect only after a terminal user logs out or on a server initialization.
HELP	Displays a list of the basic local mode commands. The optional syntax for each command is displayed in brackets.
HELP MORE	Displays a list of the advanced local mode commands.
HELP TERMINAL	Displays the user terminal characteristics that are valid for the SET and DEFINE commands.
SHOW TERMINAL	Displays the current characteristics for the current terminal.
SHOW TERMINAL ALL	Displays the current characteristics for all terminals.
SHOW TERMINAL n	Displays the current characteristics for the specified terminal.
TEST TERMINAL [WIDTH nn] [COUNT nn]	Displays a rotating ASCII pattern on the terminal with a default WIDTH of 72 characters and a default COUNT of 1000 lines. If the line COUNT is not specified, the display pattern continues until it is stopped by pressing any character key or the BREAK key.

Table 1-8: Local Mode System Commands

Command	Description
SHOW COUNTERS	Displays information on the Ethernet database and the terminal server LAT counters.
SHOW NODES	Displays a list of service nodes providing the services to which the user has access. Provides status and descriptor information on each node and specifies those with reachable or unknown status.
SHOW NODES ALL	Same as the SHOW NODES command but includes nodes that are currently unreachable.
SHOW NODES <i>node-name</i>	Displays detailed information for the specified node.
SHOW SERVER	Displays terminal server information including the Ethernet address and the server uptime, status, and characteristics that can be set.
SHOW SERVICES	Displays a list of the authorized services for the user. Provides the status and descriptor information on each service and specifies those with available or unknown status.
SHOW SERVICES ALL	Same as the SHOW SERVICES command, but includes currently unavailable services.
SHOW SERVICES <i>service-name</i>	Displays a list of authorized nodes that provide the specified service and includes status and descriptor information.
SHOW SESSIONS	Displays all sessions for the user's terminal and provides the session number with the service name and descriptor.
SHOW SESSIONS ALL	Same as the SHOW SESSIONS command for all active terminals.
SHOW SESSIONS TERMINAL <i>n</i>	Same as the SHOW SESSIONS command for the specified terminal.
SHOW USERS	Displays the terminal number, user name, status, and active service for each active terminal.

A command is entered by typing it on one line. Pressing the RETURN key terminates and executes the command.

Commands may be entered in either upper or lower case. Each entry word may be abbreviated to the extent that it remains unique. Entries shown in brackets are optional for the user.

The local mode commands are available to all users and are listed in the *DECserver 100 Terminal Server User's Pocket Guide*.

1.2.6.1 Control Keys - The following control keys/characters are implemented to facilitate using the local mode commands:

- **DELETE key** - Deletes the last character of the current line
- **CTRL/U** - Deletes the current line and returns a prompt
- **CTRL/R** - Redisplay the current line and returns a prompt

1.2.6.2 Logging-In - Users log in on a terminal by pressing RETURN until the following message and prompt appear.

```
DECserver 100 Terminal Server V1.0 (12/87) © 1987 VSI ©  
Enter username >
```

When the user types in the username and presses RETURN, the server responds with the Local> prompt. The user may also be required (at the option of the server manager) to enter a login password at the pound sign (#) prompt in order to gain access to the server.

1.2.6.3 Setting Terminal Characteristics - The characteristics for each terminal can be changed by the user with the SET TERMINAL and DEFINE TERMINAL commands.

Table 1-6 lists the terminal characteristics and shows the command syntax and factory-set default values.

Table 1-6 User Terminal Characteristics

Characteristic	Default Value/ Selectable Value
<i>Preferred Service</i>	
PREFERRED SERVICE	NONE* APPROPRIATE
<i>Auto Connect</i>	
AUTO CONNECT	DISABLED ENABLED
<i>Backward Switch</i>	
BACKWARD SWITCH	NONE OTHER
<i>Forward Switch</i>	
FORWARD SWITCH	NONE OTHER
<i>Line Alignment</i>	
LINE ALIGNMENT	NONE OTHER
<i>Message</i>	
MESSAGE	ENABLED DISABLED
<i>Message Screen</i>	
MESSAGE SCREEN	ENABLED DISABLED
<i>Verification</i>	
VERIFICATION	ENABLED DISABLED
<i>Terminal Information</i>	
TYPE	HARDCOPY SOFTWARE ANSI OTHER
<i>Username</i>	
USERNAME	NONE OTHER

*None is preferred in the absence of any other value.

Table 1-6: User Terminal Characteristics (Cont)

Characteristic	Default Value/ Selectable Value
----------------	------------------------------------

Truetime/Security Controlled

CHARACTER SIZE	8*
PARITY	NONE EVEN ODD
INPUT SPEED	9600 speed
OUTPUT SPEED	9600 speed
SPEED	9600 speed
INPUT FLOW CONTROL	ENABLED DISABLED
OUTPUT FLOW CONTROL	ENABLED DISABLED
FLOW CONTROL	ENABLED DISABLED
CONNECTION ATTEMPT	ENABLED DISABLED

* Bold type indicates the default value

Table 1-7 describes the function of each characteristic.

Table 1-7: Description of the Terminal Characteristic Functions

Characteristic <i>Preferred Service</i>	Description
PREFERRED SERVICE	Specifies a preferred service mode for auto-connecting on a LOGIN or a CONNECT command.
ALTO CONNECT	When enabled, and a dedicated or preferred service is specified, the user connects the terminal to the specified service on a LOGIN. The user also attempts to reconnect the terminal on a connection dropout or on a failure to make connection with the specified service mode. For a preferred service, reconnection attempts are made at 30-second intervals until the user re-enters local mode. Local mode is not implemented for dedicated services.
<i>Switch Characters</i>	
BACKWARD SWITCH	Specifies a back character for switching back to the previous system.
FORWARD SWITCH	Specifies a forward character for switching forward to the next system.
LOCAL SWITCH	By setting BACK CHARACTER, FORWARD, or the BRF AN key for switching from remote mode to local mode. Switch characters are understood by the server and can not depend on the function or enter the login or service mode.
<i>Message</i>	
RRDAM ANI	Enables/disables whether transfer messages from local users are displayed.
MESSAGE CODES	Enables/disables whether the message codes are displayed with any status or error messages.
VERIFICATION	Enables/disables a fact how a code of an message are displayed with a connecting session.
<i>Terminal Identifiers</i>	

Table 1-1: Description of the Terminal Characteristic Functions (Cont)

Characteristic	Description
TYPE	Specifies the type of terminal being used on the server and selects some of its functions.
MAIN ON	The DELETE key erases the entered key between slashes.
SHIFT ON	The DELETE key erases the last character and backspaces the cursor.
ANSI	The VT100 ANSI escape sequences are supported. The ESCAPE key erases the last character and backspaces the cursor.
OTHER	The driver is not a terminal, status messages and the local mode are disabled. A connection must be made in Ascii mode or by the server manager with a terminal.
TERMINAL	Specifies a name of up to 10 characters for the used terminal when logging into the server. The name must be contained in quotes.
CHARACTER SIZE	Specifies a character representation for the terminal. It can be 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28, 30, 32, 34, 36, 38, 40, 42, 44, 46, 48, 50, 52, 54, 56, 58, 60, 62, 64, 66, 68, 70, 72, 74, 76, 78, 80, 82, 84, 86, 88, 90, 92, 94, 96, 98, 100, 102, 104, 106, 108, 110, 112, 114, 116, 118, 120, 122, 124, 126, 128, 130, 132, 134, 136, 138, 140, 142, 144, 146, 148, 150, 152, 154, 156, 158, 160, 162, 164, 166, 168, 170, 172, 174, 176, 178, 180, 182, 184, 186, 188, 190, 192, 194, 196, 198, 200, 202, 204, 206, 208, 210, 212, 214, 216, 218, 220, 222, 224, 226, 228, 230, 232, 234, 236, 238, 240, 242, 244, 246, 248, 250, 252, 254, 256, 258, 260, 262, 264, 266, 268, 270, 272, 274, 276, 278, 280, 282, 284, 286, 288, 290, 292, 294, 296, 298, 300, 302, 304, 306, 308, 310, 312, 314, 316, 318, 320, 322, 324, 326, 328, 330, 332, 334, 336, 338, 340, 342, 344, 346, 348, 350, 352, 354, 356, 358, 360, 362, 364, 366, 368, 370, 372, 374, 376, 378, 380, 382, 384, 386, 388, 390, 392, 394, 396, 398, 400, 402, 404, 406, 408, 410, 412, 414, 416, 418, 420, 422, 424, 426, 428, 430, 432, 434, 436, 438, 440, 442, 444, 446, 448, 450, 452, 454, 456, 458, 460, 462, 464, 466, 468, 470, 472, 474, 476, 478, 480, 482, 484, 486, 488, 490, 492, 494, 496, 498, 500, 502, 504, 506, 508, 510, 512, 514, 516, 518, 520, 522, 524, 526, 528, 530, 532, 534, 536, 538, 540, 542, 544, 546, 548, 550, 552, 554, 556, 558, 560, 562, 564, 566, 568, 570, 572, 574, 576, 578, 580, 582, 584, 586, 588, 590, 592, 594, 596, 598, 600, 602, 604, 606, 608, 610, 612, 614, 616, 618, 620, 622, 624, 626, 628, 630, 632, 634, 636, 638, 640, 642, 644, 646, 648, 650, 652, 654, 656, 658, 660, 662, 664, 666, 668, 670, 672, 674, 676, 678, 680, 682, 684, 686, 688, 690, 692, 694, 696, 698, 700, 702, 704, 706, 708, 710, 712, 714, 716, 718, 720, 722, 724, 726, 728, 730, 732, 734, 736, 738, 740, 742, 744, 746, 748, 750, 752, 754, 756, 758, 760, 762, 764, 766, 768, 770, 772, 774, 776, 778, 780, 782, 784, 786, 788, 790, 792, 794, 796, 798, 800, 802, 804, 806, 808, 810, 812, 814, 816, 818, 820, 822, 824, 826, 828, 830, 832, 834, 836, 838, 840, 842, 844, 846, 848, 850, 852, 854, 856, 858, 860, 862, 864, 866, 868, 870, 872, 874, 876, 878, 880, 882, 884, 886, 888, 890, 892, 894, 896, 898, 900, 902, 904, 906, 908, 910, 912, 914, 916, 918, 920, 922, 924, 926, 928, 930, 932, 934, 936, 938, 940, 942, 944, 946, 948, 950, 952, 954, 956, 958, 960, 962, 964, 966, 968, 970, 972, 974, 976, 978, 980, 982, 984, 986, 988, 990, 992, 994, 996, 998, 1000.
PARITY	Specifies the type of parity being used in the terminal (NONE, EVEN, or ODD).
INPUT SPEED	Specifies the server input to the terminal baud rate of the terminal. The input and output speeds must be the same. Ascii mode is enabled in the server manager. (Note: 1. A valid baud rate speed.)
OUTPUT SPEED	Specifies the server output to the terminal baud rate of the terminal. The input and output speeds must be the same. Ascii mode is enabled in the server manager. (Note: 1. A valid baud rate speed.)

Table 1.7. Description of the Terminal Characteristic Functions (Cont)

Characteristic	Description
SPEED	Sets the INPUT SPEED and OUTPUT SPEED to the same value. Speed is Table 1.5:
INPUT FLOW CONTROL	Enables/disables XOFF/XON from the server to the terminal
OUTPUT FLOW CONTROL	Enables/disables whether XOFF/XON from the terminal should be recognized by the server
FLOW CONTROL	Enables/disables INPUT FLOW CONTROL and OUTPUT FLOW CONTROL together
LINK NOTIFICATION	If enabled, the server returns a BELL code (ASCII) to the terminal if it is not accepting data from the keyboard (the input buffer is full or a data error occurred)

Table 1-8 lists the terminal transmit and receive speeds recognized by the terminal server.

Table 1-8: Terminal Transmit/Receive Speeds and Stop Bits

Speed	Stop Bits	Speed	Stop Bits	Speed	Stop Bits
75	2	300	1	7500	1
110	2	600	1	1400	1
134.5	2	1200	1	4800	1
150	2	1800	1	9600	1
				19200	1

1.2.8.4 Status and Error Message Types — Table 1-9 lists the types of message codes that may be returned by the server software during operation. Status and error messages are displayed in the following format where **XXX** (unless undefined) is a decimal status or error code.

XXXX XXX COMMAND RESPONSE OR ERROR MESSAGE

Table 1-9: Server Status and Error Message Types

Code Range	Message Type
0000 to 0099	Informational messages, internal command responses
0100 to 0199	Warning messages
0200 to 0299	Unrecognized error messages
0300 to 0399	Server specific informational messages
0400 to 0499	Server specific warning messages
0500 to 0599	Server error and command error messages
0600 to 0699	Status and error messages issued by the firmware routines in program ROM

1.3 Ethernet Systems

This is an introduction to the methods used and supported by devices connected to an Ethernet system. For further details, refer to the Ethernet specification.

Ethernet is a local area network (LAN) communication method based on a specification jointly developed by the following companies:

- Digital Equipment Corporation
- The Intel Corporation
- The Xerox Corporation

The local area network (LAN) communication system supports a 10 Mbps data rate over interconnected coaxial cables. The specification defines the physical properties of the coaxial cable, the transceiver, and some of the connected hardware. It also defines the basic rules for network access, device addressing, and data frame format.

The Ethernet system provides a facility for high-speed data exchanges between computers and other digital devices in a moderately-sized geographic area. It fills the gap between long-distance, low-speed communications networks that carry data for hundreds or thousands of kilometers, and the "specialized" high-speed interconnections that are limited to a few tens of meters. Its main use is in such areas as office automation and in distributed data processing requiring terminal access.

1.3.1 System Elements

Figure 1-3 shows a basic Ethernet system that may be constructed using the following hardware elements:

- **Ethernet coaxial cable** - A 50-ohm coaxial cable segment of up to 500 meters provides the connection medium for all nodes and stations.
- **Ethernet transceiver** - The H4000 DIGITAL Ethernet transceiver connects directly to the coaxial cable without cutting the cable or disrupting communication.
- **Transceiver cable** - A shielded cable containing four shielded twisted pairs connects the transceiver with a DECserver 100, a processor, or a communication station.
- **Repeater (optional)** - The network may be extended by connecting another cable segment through a bidirectional amplifier (repeater).




Figure 1-3. Basic Ethernet Configuration

1.3.2 M4000 DIGITAL Ethernet Transceiver

Figure 1-4 shows an Ethernet transceiver connected to a coaxial cable segment. It also shows the DECnet or IBM cable and connector.




Figure 1-4 M4000 DIGITAL Ethernet Transceiver

1.3.3 Configuration Criteria

Physical limits are imposed on Ethernet networks to ensure optimum performance. The considerations for configuring an Ethernet system are as follows:

- A single coaxial cable segment may be of any length up to 500 meters (1640 feet) and must be terminated at both ends in its characteristic impedance (50 ohms).
- Up to 100 stations may be installed on a single coaxial cable segment, but transceivers must be spaced at least 2.5 meters (8.2 feet) apart.
- A transceiver cable may be of any length up to 50 meters (164 feet).
- A repeater may be used to extend the system by connecting two coaxial cable segments (through two transceivers) as shown in Figure 1-5.
- The network may also be extended using two remote repeaters with an optical point-to-point link of up to 1,000 meters (3,281 feet) as shown in Figure 1-6.
- Up to two repeater or remote repeater combinations may be used between any two points on the system.
- Up to 1,024 stations may be connected to an extended network. Such a network must be configured with no more than 2.5 km (1.54 miles) of separation between any two stations on the system (including point-to-point links and transceiver cables).




Figure 1-5. Extended Ethernet Configuration




Figure 1-6 Typical Large-Scale Ethernet Configuration

1.3.4 Communication Methods

The network method used in Ethernet systems is called branching bus topology and uses coaxial cable as the transmission medium.

The signaling method is Manchester-encoded digital baseband at a data rate of 10 MHz. The Manchester technique uses positive transitions in the center of the bit cell to represent ones and negative transitions to represent zeros.

Each station provides a preamble at the beginning of its transmission on which the receiving stations synchronize and derive their internal timing. This reduces problems with time skew or variations in carrier frequency. During the data transmission, a station calculates a cyclic redundancy check (CRC) value, which it then appends to the end of the transmission.

1.3.5 Network Access and Communication Protocol

The server supplies power to the Ethernet transceiver on one twisted pair of the transceiver cable. Communications between the server and transceiver takes place on the following three signal pairs:

- **Transmit pair** - The server encodes and sends Manchester serial data on the transmit pair.
- **Receive pair** - The server receives Manchester-encoded serial data on the receive pair.

The server operates in a half-duplex mode and must function in either the transmit or receive mode at any instant in time. When the server is not transmitting, the transceiver monitors the coaxial signal presence and reports the initiation of a transmission. The server reads the Ethernet address of the intended receiver and decides whether or not to accept the transmission.

- **Collision pair** - The transceiver reports a collision condition with another station by sending a 10 MHz carrier to the server on the collision pair. It also provides a test for the server's collision detection circuits by sending back a 10 MHz burst of about 2µs duration after every transmission. This is called the *heartbeat* check.

1.3.5.1 Network Access - There is no priority arbitration for access to an Ethernet system and all nodes and stations have equal access. Access is accomplished using a time contention/collision detection protocol called carrier sense multiple with collision detection (CSMA/CD).

1.3.5.2 Collision Detection - When two or more stations transmit at the same time, a collision occurs, causing garbled data. On detecting a collision, each transmitting station continues to transmit for a predetermined length of time. This enforces the collision to ensure its detection by all stations on the network.

- **Persistence:** On detecting a collision, all stations that were transmitting or were ready to transmit must first complete reception of the frame (interrupted by an exponential binary back-off algorithm) before attempting to transmit again. Each subsequent collision and backoff reduces the probability of another collision. Eventually, all stations acquire access to channel and are able to complete their transmissions.
- **Slot Time:** Slot time is the maximum time of 51.2 μ s in which collisions should occur on the network. This represents the maximum time from when a station starts to transmit to the time that it detects a collision with another transmitting station on the network. Any collision detected beyond 51.2 μ s is flagged as a late collision error.
- **Collision Sensitivity Test (Carrier Sense):** The IEEE 802.3 Ethernet standard provides a test of the network's collision detection circuitry by sending a 10 MHz burst of about 2 μ s duration after every normal transmission. A collision circuit failure is reported as a network hardware error.

1.3.6.3 Data Frame Format – Each station transmits a frame of serial data in the format shown in Figure 1-7. Each byte of data is right-shifted within the format. Table 1-10 describes the byte fields that make up a data frame.




Figure 1-7 Ethernet Data Frame Format

Table 1-10 Ethernet Data Frame Fields

Field	Name	Description
1	Preamble	A 64-bit bit pattern of alternating 1s and 0s allows receiver circuitry to arrive at the start of the frame. For synchronization, each octetizing that all following information is to be interpreted as data.
2	Destination Address	A 48-bit address of the destination station. Each station has a unique hardware address and registers this field to determine if a packet is for it. If the high-order bit of the first byte is 0, the destination address is unique to each particular station. If it is 1, a logical group of computers or devices may be specified in a multiple address. A broadcast address of all 1s indicates that all stations on the network are to accept the data frame.
3	Source Address	This is the 48-bit address of the transmitting station.
4	Ethernet Type	This 16-bit field indicates whether the data is a protocol or a packet. If the frame is a packet, the higher-level protocol is shown in the next field. If it is a protocol, the data is shown in the next field.
5	Data Field	The data field contains the data being transmitted. It may be a packet or a protocol. The data field is the only field that is not fixed in length. It may be as small as 1 byte or as large as 1500 bytes.
6	Frame Check Sequence (FCS)	A 32-bit field that contains a cyclic redundancy check (CRC) value. It is used to detect errors in the data field. The FCS is calculated by the sender and verified by the receiver.
7	Interframe Gap	Each station must supply an interframe gap of at least 96 bytes between multiple frame transmissions.

1.3.5.4 Ethernet Characteristics - Table 1-11 summarizes the main characteristics of an Ethernet system.

Table 1-11. Summary of Ethernet Characteristics

Characteristic	Value or Definition
Topology	Star topology
Transmission Medium	Coupled pairs using Manchester-coded, unshielded digital twisted-pair cabling
Data Rate	10 megabits per second (10 Mbps)
Maximum Separation of Stations	100 m (328 ft)
Maximum Number of Stations	1024 stations
Network Control	Multiple access with carrier sense and collision detection (CSMA/CD)
Access Control	Carrier sense multiple access with collision detection (CSMA/CD)
Data Frame Length	72 to 1500 bytes (minimum and maximum) with a maximum of 1500 bytes (payload)

THE

CHAPTER 2

1
 2
 3
 4
 5
 6
 7
 8
 9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
 100
 101
 102
 103
 104
 105
 106
 107
 108
 109
 110
 111
 112
 113
 114
 115
 116
 117
 118
 119
 120
 121
 122
 123
 124
 125
 126
 127
 128
 129
 130
 131
 132
 133
 134
 135
 136
 137
 138
 139
 140
 141
 142
 143
 144
 145
 146
 147
 148
 149
 150
 151
 152
 153
 154
 155
 156
 157
 158
 159
 160
 161
 162
 163
 164
 165
 166
 167
 168
 169
 170
 171
 172
 173
 174
 175
 176
 177
 178
 179
 180
 181
 182
 183
 184
 185
 186
 187
 188
 189
 190
 191
 192
 193
 194
 195
 196
 197
 198
 199
 200
 201
 202
 203
 204
 205
 206
 207
 208
 209
 210
 211
 212
 213
 214
 215
 216
 217
 218
 219
 220
 221
 222
 223
 224
 225
 226
 227
 228
 229
 230
 231
 232
 233
 234
 235
 236
 237
 238
 239
 240
 241
 242
 243
 244
 245
 246
 247
 248
 249
 250
 251
 252
 253
 254
 255
 256
 257
 258
 259
 260
 261
 262
 263
 264
 265
 266
 267
 268
 269
 270
 271
 272
 273
 274
 275
 276
 277
 278
 279
 280
 281
 282
 283
 284
 285
 286
 287
 288
 289
 290
 291
 292
 293
 294
 295
 296
 297
 298
 299
 300
 301
 302
 303
 304
 305
 306
 307
 308
 309
 310
 311
 312
 313
 314
 315
 316
 317
 318
 319
 320
 321
 322
 323
 324
 325
 326
 327
 328
 329
 330
 331
 332
 333
 334
 335
 336
 337
 338
 339
 340
 341
 342
 343
 344
 345
 346
 347
 348
 349
 350
 351
 352
 353
 354
 355
 356
 357
 358
 359
 360
 361
 362
 363
 364
 365
 366
 367
 368
 369
 370
 371
 372
 373
 374
 375
 376
 377
 378
 379
 380
 381
 382
 383
 384
 385
 386
 387
 388
 389
 390
 391
 392
 393
 394
 395
 396
 397
 398
 399
 400
 401
 402
 403
 404
 405
 406
 407
 408
 409
 410
 411
 412
 413
 414
 415
 416
 417
 418
 419
 420
 421
 422
 423
 424
 425
 426
 427
 428
 429
 430
 431
 432
 433
 434
 435
 436
 437
 438
 439
 440
 441
 442
 443
 444
 445
 446
 447
 448
 449
 450
 451
 452
 453
 454
 455
 456
 457
 458
 459
 460
 461
 462
 463
 464
 465
 466
 467
 468
 469
 470
 471
 472
 473
 474
 475
 476
 477
 478
 479
 480
 481
 482
 483
 484
 485
 486
 487
 488
 489
 490
 491
 492
 493
 494
 495
 496
 497
 498
 499
 500
 501
 502
 503
 504
 505
 506
 507
 508
 509
 510
 511
 512
 513
 514
 515
 516
 517
 518
 519
 520
 521
 522
 523
 524
 525

2 Self-Test Program

2.1 General

The self-test program resides in terminal server program read-only memory (ROM). This chapter summarizes the self-test diagnostic modes and test sequences.

The program has four modes—three start-up modes under which it performs diagnostic hardware tests and one that reports fatal errors.

1. **Power-up mode**—Entered when power is applied, this mode starts and initializes the server logic.
2. **Initialized mode**—Entered only from the LAT operating software on an operational server.
3. **Manufacturing mode**—Entered only when the server is connected to a test station. All manufacturing mode failures are fatal errors.
4. **Reboot mode**—Entered when the self-test detects a fatal error.

The self test can also be run under on-line debugging tool (ODT) procedures.

The initialized mode can only be entered from the LAT operating software. It allows the server manager to perform diagnostic hardware checks and report on errors as described in the *DEC Server Line Terminal Server Operations Guide*.

2.2 Self-Test Modes

2.2.1 Power-Up Mode

When power is applied, this mode resets and initializes the terminal server logic. If the reset-to-factory settings switch procedure is performed, it also restores the permanent server parameters to the nonvolatile programmable read only memory (EEPROM).

When power is applied, the JAM function of the addressing logic is set, encompassing the selection of program ROM and program RAM memory space. When the power has stabilized, the CPU starts up by fetching its initial stack pointer from location 0 in program ROM and its initial program counter from location 1.

2.2.1.1 Power-Up Flag - The memory test module checks the power-up flag and, if set, tests all 128K bytes of program RAM and clears the upper 128 bytes before calling the routine program. If the power-up flag is not set, the upper 128 bytes of program RAM are neither tested nor cleared. The initialization in that area controlling the initialization process remains in effect.

2.2.1.2 Reset Flag - If the reset flag is asserted by the user in the reset-to-factory settings switch on the back panel of the server, the power-up routine copies the factory default server parameters from program ROM to EEPROM and clears the entire code area of EEPROM.

2.2.2 Initialization Mode

This mode is entered from the server software when the user is called by the INITIALIZE command in the programming logic module. Initialization routine information is saved and the user test parameters can be used or changed as required.

Starting at the first test module selected in the power-up routine, it tracks the user test parameters back from a point set in the upper 128 bytes of program RAM. Table 1-1 describes the parameter test full range.

Table 2-1 Integrated Mode Parameter Byte Bit Usage

Bits	Mode Name	Test Description
bit 7	LOOP	When set, enables automatic testing of program RAM
bit 6	SEL TERM	When cleared, enables testing of all eight terminal ports
		When set, enables testing of the terminal selected by bits 4:0 of SEL TERM
bits 5:4	SEL TERM n	Selects one of eight terminal ports for testing when bit 6 of SEL TERM is set
bits 3:0	LOOP MODE n	Defines one of a combination of the following four test modes: - bit 3 = 1, bit 2 = 0: Test Mode Selection - bit 3 = 0, bit 2 = 1: Loop Self-Test - Enables the self test to loop on itself, thereby the EEPROM read/write tests. - bit 3 = 0, bit 2 = 0: External Loopback Terminal - Enables external loopback tests of the terminal ports - bit 3 = 1, bit 2 = 1: Disable NI External Loopback - Disables external loopback testing of the LANCE and SIA chips and enables the LANCE internal loopback mode.

All program RAM memory addresses are tested except for the upper 128 bytes and the vector table locations 000 through 1FF. The parameters stored in that area can be used or changed as required.

2.2.3 Manufacturing Mode

The self test checks whether the manufacturing mode flag is asserted by a test station. If the flag is set, the following changes are made in the test mode:

- The self test program keeps continually on itself.
- Extensive dynamic memory tests of program RAM are made.
- The Ethernet port and all terminal ports are tested in the external loopback mode.
- The read/write tests of EEPROM are disabled because of its limited life (about 10,000 cycles per byte).
- All errors are considered fatal, halting the test.
- The mode can only be left by removing the manufacturing mode jumper and restarting the program.

2.2.4 Error Mode

The self test calls the error mode when it detects a fatal error. (All errors are considered fatal in the manufacturing mode.)

The error mode writes the error code to a byte location in EEPROM if the location is not occupied by a valid error. It then stops the watchdog timer and halts.

In the manufacturing mode, a test restart is disabled until the error code in EEPROM is cleared by the correct up-level procedure.

Not all hardware failures are considered to be either fatal (hard) errors or nonfatal (soft) errors depending on their effect on the server's operation.

- **Soft errors.** Soft errors consist of failures that may or may not interfere with normal operation or cause the server to operate at less than full capacity.

On completion, the self test program sets the front panel (LED) indicator to blink and pushes a status pin located underneath the stack that identifies the error for later evaluation by the service engineer.

- **Hard errors.** Hard errors are failures that can disable the server or cause irreparable damage to its operation.

The front panel (LED) indicator remains off and the error mode is called a nonasserted flag and all manufacturing mode failures are hard errors.

2.2.4.1 Nonfatal (Soft) Errors - Soft errors consist of the following types of failures:

- FEIHWOM - watchdog error
- LANCE error (transmits an external watchdog error)
- Terminal port errors (if any port is enabled)

Field replacement of the server is normally not necessary, but may be desirable. The server always tries to enter a normal operating state and signals that soft errors were encountered by blinking the back panel LED indicator.

Table 2-2 describes the soft error types. Table 2-3 describes the status parameter (longword 114 bytes) that the self-test pushes onto the stack before issuing a download load request.

Table 2-2 Nonfatal (Soft) Error Types

Error	Type Description
FEIHWOM (Watchdog Error)	FEIHWOM is divided into seven fault areas with a parameter (five bytes) set in each area.
LANCE Error	When the server is operating on the external watchdog module, the self-test flags an external fault failure on the LANCE. The external watchdog module can be disabled by removing the external watchdog module.
Terminal Port Error	If any terminal ports that are enabled are producing errors, the self-test flags them in the status longword. The server indicates that it cannot form proper connections until all eight ports are good; the server is not usable. There is no automatic fault condition.

Table 2-3. Error Status Parameter Longword

Error Bits	Description
High Word	
00000000	Not used
00000001	NI heartbeat error
00000010	NI external loopback error
00000100	EEPROM checksum error in the ECU LANCE reception area
00000101	EEPROM checksum error in the server parameter area
00000110	EEPROM checksum error in the parameter areas for terminal ports 0 - 7
Low Word	
00000000	Not used
00000001	Terminal error in ports 0 - 7

2.2.4.2 Fatal (Hard) Errors – Hard errors consist of the following types of failures:

- Program RAM data error
- Program ROM CRC error
- Timer error
- JAM error
- LANCE error
- Terminal port error (when all ports are not usable)

Table 2-4 describes the hard error types and Table 2-5 describes the hard error codes that are written to EEPROM. For the dual asynchronous receiver/transmitter (DART) tests under routine 8, bit 00000001 of the error code is set and is ORed with the bits identifying the failing routine. A code of 00000001, for example, indicates that all five tests have failed.

Table 2-4: Fatal (Hard) Error Types

Error Type	Description
Program RAM Data Error	A program RAM data write/verify is an immediate test
Program ROM CRC Error	Any error detected on a CRC-16 calculation of program ROM
Timer Error	An failure detected by the refresh or watchdog timer test
RAM Error	The test failed to originate from program ROM and continue from program RAM Testing must be completed from program ROM
RAM Error	An error detected during initialization or in an internal hardware operation test
Terminal Port Error	If none of the eight terminal ports is usable, the system is ready for operation

Table 2-5: Fatal (Hard) Error Codes Written to EXPCOM

Error Code	Logic Test
Module 1	
001	Program RAM read/write data test
002	Program ROM CRC test
003	PA PROM checksum test
004	EEPROM checksum test
005	Program RAM dynamic read/write data test
006	Refresh timer test
007	Non timer test
008	EEPROM read/write data test
Module 2	
01	RNRDY, character length, parity test
02	Transmit/receive break test
03	Receive overrun/FIFO depth test
04	Buffer framing error test
05	Receive baud rate test

**Table 2-5: Fatal (Hard) Error Codes Written to EEPROM
(Cont)**

Error Code	Logic Test
<i>Module 1</i>	
50	LANCE internal loopback test with multiple data frames
51	LANCE broadcast address test
52	Transmit CRC logic test
53	Receive CRC logic test (good CRC)
54	Receive CRC logic test (bad CRC)
55	Collision detection and retry test
56	Accept multicast address test
57	Reject multicast address test
58	Reject physical address test
59	External loopback test
5B	Network interconnect (NI) heartbeat test (multi error)
<i>Module D</i>	
41	Extrinsic terminal port test failure
42	Extrinsic LANCE test failure
43	Extrinsic terminal port and LANCE test failure

Table 2-6 lists the byte address allocation for EEPROM. The circuit timer and keep-alive timer values, and the server number, type, name and location are referenced and maintained by the LAL software. They are not related to, and should not be confused with, server hardware constants (such as the watchdog timer and the refresh timer).

Table 2-6: EEPROM Address Space Allocation

Byte Address	Usage
000	Circuit ID/IDN
001	Keep-alive timer
002 - 003	Server number
004 - 005	Server type
006	Server name length
007 - 014	Server name
015	Location length
016 - 027	Location
028	Privileged password length
029 - 02F	Privileged password
02F	Login password length
030 - 037	Login password
038	Software ID length
039 - 03F	Software ID
040	Console terminal
041	Server characteristics
042	Login limit
043	Space
044	Chip ID/IDN
045	Hardware status
046	Diagnostic test bits
047 - 049	Space
04A	10/100 revision level
04B	Self-test revision level
04C	Space
04D	SCD revision level
04E	LANCE revision level
04F	Checksum
050 - 051	Terminal 1 parameters
052 - 05B	Terminal 2 parameters
05C - 05F	Terminal 3 parameters
060 - 067	Terminal 4 parameters
068 - 06F	Terminal 5 parameters
070 - 077	Terminal 6 parameters
078 - 07F	Terminal 7 parameters
080 - 08F	Terminal 8 parameters

2.3 Diagnostic Modules

The self-test provides four main routines that run the following diagnostic tests on the terminal server logic:

- Module A - Server memory and timer tests
- Module B - DART transmit/receive tests
- Module C - Network interconnect (NI) transmit/receive tests
- Module D - Hardware exercises

The self-test performs a step-by-step probe of the server hardware with each test module being called and performed in sequence. Module A is entered following a power-up sequence or when the self-test is entered in the initialized mode. On a "Successful Pass" indicator, each test proceeds to the next one unless a fatal error is detected.

2.3.1 Module A - Memory and Timer Tests

Module A executes from program ROM and performs the sequence of tests shown in Table 2-7.

Table 2-7: Module A - Memory and Timer Tests

Test Number	Test Name	Test Function
1	Program RAM Basic Read/Write Test	Tests all program RAM memory locations. The upper 128 bytes are not tested unless the power-up flag is set.
2	Program ROM CRC Test	Performs CRC-16 calculations on all program ROM locations including the stored CRC value.
3	PA PROM Checksum Test	Performs a 16-bit checksum calculation on all Ethernet physical address PROM (PA PROM) locations according to the Ethernet specification.
4	EEPROM Checksum Test	Performs an 8-bit checksum calculation on all EEPROM locations.

Table 2-7: Module A – Memory and Timer Tests (Cont)

Test Number	Test Name	Test Function
4	Program RAM Dynamic Read/Write Test	Performs extended dynamic tests of program RAM using a modified moving inversion algorithm. This test is performed only when the long memory test (LONG) mode is set in the initialized or manufacturing modes.
5	Refresh Timer Test (IPL7)	Tests refresh timer interrupts at IPL level 7.
7	Watching Timer Test (IPL4)	Sets the CPU to IPL7 and loads the counter with a 10 ms value. It then decrements the IPL of the CPU and checks that the timer interrupts with the correct vector address when the CPU level is at IPL3.
8	EEPROM Read/Write Test	Verifies that the EEPROM can be written and read. This test is not enabled in either the manufacturing or self-test loop modes.

2.3.2 Module B – DART Transmit/Receive Tests

An image of module B is written to program RAM from where it performs the sequence of tests shown in Table 2-8.

Table 2-8: Module B – DART Transmit/Receive Tests

Test Number	Test Name	Test Function
1	RNRDY, Character Length, and Parity Test	Transmits characters of varying length and parity. Services the activity under receive interrupts and checks that the received data is zero-extended to the most significant bit for the different character lengths.
2	Start/Stop Break Command Transmit and Receive Test	Issues the START BREAK and STOP BREAK commands, checking that the change break status bit sets and clears and that the first FIFO location is loaded with the break character.
3	FIFO Depth and Full/Overflow Error Test	Transmits data sequences that fill the FIFO buffer and tests for interrupts on the FIFO full and overflow error flag.
4	Frame Framing Error Test	Selects different transmit and receive speeds (external loop mode only). Tests the framing error flag and for any lost stop bits.
5	Basic Transmit, Receive and Baud Rate Select Test	Transmits characters at varying baud rates and checks that they are serviced within timed intervals.

2.3.3 Module C - Network Interconnect (NI) Transmit/Receive Tests

An image of module C is written to program RAM from where it performs the sequence of LANCE/SIA tests as shown in Table 2-3. Tests 1 through 6 are internal loopback tests and any failure is a fatal error.

Table 2-3: Module C - Network Interconnect (NI) Transmit/Receive Tests

Test Number	Test Name	Test Function
1	Internal Loopback Test	Transmits external data frame loops using the LANCE physical Ethernet address as both the destination and source address.
2	CRC Logic Test	This test performs the following three subtests: A. Transmit CRC Logic Test - Transmits a data frame with the transmit CRC enabled. Compares the received CRC with a pre-calculated value. B. Receive CRC Logic Test - Transmits a data frame with a pre-calculated CRC value and with the transmit CRC disabled. Compares the received CRC with a pre-calculated value. C. Receive Bad CRC Test - Transmits a data frame with a bad CRC value and with the transmit CRC disabled. Checks that the receive CRC logic detects the error.
3	Collision Test	Transmits a data frame with the collision detected bit set in the LANCE mode register. The LANCE should set the 16th error bit after the 16th detection and transmission retry failure.
4	Multicast Address Test	Tests the ability of the LANCE to accept or reject data frames with the multicast bit set in the destination address.
5	Physical Address Test	Transmits a data frame with a destination address not equal to the LANCE. Checks on the transmit status and unexpected interrupts.
6	Data Chain, Byte Swap, Broadcast Address Test	Transmits a data frame to the broadcast address with the byte swap bit set. The receiver should accept the data frame and store it in two receive buffers.
7	External Loopback Test	Transmits loopback data frames to verify the path from the LANCE through the SIA and the Ethernet transceiver. This test is normally enabled but may be disabled in the initialized mode.

2.3.4 Module D - Hardware Exercises

An image of module D is written to program RAM from where it performs the types of hardware exercises shown in Table 2-10.

Table 2-10: Module D - Hardware Exercises

Test Number	Test Name	Test Function
1	Maximum Activity Test	This test passes incoming input/output data frames through the LAN/E while passing unrelated receive data through all available terrestrial ports. The test also monitors internal server activity including bus contention between the LAN/E DMA engine and HART interrupt service routines.

On successful completion of all self-test modules, the self-test program runs the mainline program.

THE

XXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXX
XXXXXXXX
XXXX
X

CHAPTER 3

XXXXXXXXXXXX
XXXXXX
XXXXXX
XXXXXXXXXX
XXXXXXXXXXXX
XXXXXXXXXXXXXX
XXXXXXXXXXXXXX

1
 2
 3
 4
 5
 6
 7
 8
 9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
 100
 101
 102
 103
 104
 105
 106
 107
 108
 109
 110
 111
 112
 113
 114
 115
 116
 117
 118
 119
 120
 121
 122
 123
 124
 125
 126
 127
 128
 129
 130
 131
 132
 133
 134
 135
 136
 137
 138
 139
 140
 141
 142
 143
 144
 145
 146
 147
 148
 149
 150
 151
 152
 153
 154
 155
 156
 157
 158
 159
 160
 161
 162
 163
 164
 165
 166
 167
 168
 169
 170
 171
 172
 173
 174
 175
 176
 177
 178
 179
 180
 181
 182
 183
 184
 185
 186
 187
 188
 189
 190
 191
 192
 193
 194
 195
 196
 197
 198
 199
 200
 201
 202
 203
 204
 205
 206
 207
 208
 209
 210
 211
 212
 213
 214
 215
 216
 217
 218
 219
 220
 221
 222
 223
 224
 225
 226
 227
 228
 229
 230
 231
 232
 233
 234
 235
 236
 237
 238
 239
 240
 241
 242
 243
 244
 245
 246
 247
 248
 249
 250
 251
 252
 253
 254
 255
 256
 257
 258
 259
 260
 261
 262
 263
 264
 265
 266
 267
 268
 269
 270
 271
 272
 273
 274
 275
 276
 277
 278
 279
 280
 281
 282
 283
 284
 285
 286
 287
 288
 289
 290
 291
 292
 293
 294
 295
 296
 297
 298
 299
 300
 301
 302
 303
 304
 305
 306
 307
 308
 309
 310
 311
 312
 313
 314
 315
 316
 317
 318
 319
 320
 321
 322
 323
 324
 325
 326
 327
 328
 329
 330
 331
 332
 333
 334
 335
 336
 337
 338
 339
 340
 341
 342
 343
 344
 345
 346
 347
 348
 349
 350
 351
 352
 353
 354
 355
 356
 357
 358
 359
 360
 361
 362
 363
 364
 365
 366
 367
 368
 369
 370
 371
 372
 373
 374
 375
 376
 377
 378
 379
 380
 381
 382
 383
 384
 385
 386
 387
 388
 389
 390
 391
 392
 393
 394
 395
 396
 397
 398
 399
 400
 401
 402
 403
 404
 405
 406
 407
 408
 409
 410
 411
 412
 413
 414
 415
 416
 417
 418
 419
 420
 421
 422
 423
 424
 425
 426
 427
 428
 429
 430
 431
 432
 433
 434
 435
 436
 437
 438
 439
 440
 441
 442
 443
 444
 445
 446
 447
 448
 449
 450
 451
 452
 453
 454
 455
 456
 457
 458
 459
 460
 461
 462
 463
 464
 465
 466
 467
 468
 469
 470
 471
 472
 473
 474
 475
 476
 477
 478
 479
 480
 481
 482
 483
 484
 485
 486
 487
 488
 489
 490
 491
 492
 493
 494
 495
 496
 497
 498
 499
 500
 501
 502
 503
 504
 505
 506
 507
 508
 509
 510
 511
 512
 513
 514
 515
 516
 517
 518
 519
 520
 521
 522
 523
 524
 525

3 Initialize Program

3.1 General

The initialize program resides in the program ROM and is entered on completion of the self-test program or on a fatal bugcheck error.

Following the self-test, the initialize program transmits a request for a download load of the LAT operating software (the server software) from a hard disk volume. This takes place unless the self-test detected fatal hardware errors or the Ethernet loopback test failed. For a DEC server 100 to be placed into operation, at least one active DECnet Phase IV host is required on the network.

If enabled by the server manager, the initialize program makes a request for an update dump of the entire contents of program RAM on a fatal bugcheck (if not caused by the watchdog timer).

The initialize program supports the following server start-up and operating functions:

- Part 1 Transmits a request program load message on the Ethernet for a download load of the server software.
- Part 2 Processes download load requests from the hard disk, stores the server software in program RAM and displays the load status on the console terminal.
- Part 3 Displays the "Fatal bugcheck" message on the console terminal if a fatal error condition is detected by the LAT operating software.
- Part 4 If enabled to do so, transmits an update dump of all server program RAM contents to a dump host after a fatal bugcheck.

3.2 Downline Load

The initiator program displays a series of messages on the console terminal that report the progress of the downline load procedure.

3.2.1 Downline Load Messages

If the self-test did not detect any errors, it turns on the LED indicator and calls the initiator program. If any nonfatal (soft) hardware errors were detected, however, it sets the LED indicator to blink and calls the initiator program which displays the soft error WARNING message (described in Section 2.1.1). When the load procedure begins, the first of the following messages is displayed on the terminal screen: Ethernet address and the firmware version number. The second message is displayed by the server following transmission of the request program load message. The message is repeated every 30 seconds if the load fails or if a load host volunteer is not immediately available.

```
local vbls: Initializing SDCServer 00 00 20 00 11 11: SMP 00/00000000
```

```
local vbls: waiting for image load
```

When a load host volunteer responds, the load procedure is started and the following message is displayed, identifying the load host Ethernet address:

```
local vbls: loading from host 00 00 20 00 11 11
```

If the load procedure is interrupted or the downline load message is not received from the host within 30 seconds, the following message is displayed and the load procedure is restarted:

```
local vbls: load failure detected
```

On successful completion of the load, the following message is displayed and the program control transfers to the server software (or to ODT, if enabled):

```
local vbls: image load complete
```

A user logs on to the server by pressing the RETURN key and entering a valid user name at the prompt. The server software responds and returns the Local > prompt as follows:

```
SDCServer 100 Internal Server V1.0 (0000) 00 00 20 00
```

```
local vbls: > SMP <001>
```

```
local vbls:
```

3.2.2 Downline Load Procedure

The downline load procedure uses the standard maintenance operations protocol (MOP). The procedure occurs between the terminal server and the load host and consists of the following steps:

1. On completion of the self-test program (with either a hard error or Ethernet loopback failure), the server (load host) sends a request program load message to the load maintenance volunteer multicast address.
2. Host systems supporting the software identification field in the request program load message attempt to locate the file under their system load default directory using a DECnet database.

Host systems that support the downline load, but not the software identification in the file name, search the DECnet database for the server's Ethernet address and attempt to load the file defined in the database entry.

Host systems that locate the file and volunteer load maintenance, send an assistance volunteer message to the requesting server.

3. The server selects the first maintenance volunteer it receives and retransmits the request program load message, addressed to the selected maintenance volunteer (the load host).
4. The load host initiates the downline load by sending the server a memory load message containing the first record of the server software image file.
5. The server loads the first memory load message to memory (then sends another request memory load message to the linked load host).
6. The linked load host sends subsequent memory load messages containing sequential server software records. The server responds to each memory load message by sending another request memory load message.
7. When all records have been loaded to the server, the load host sends the parameter load with transfer address message and terminates its downline load process.
8. The server acknowledges with a host request the load host message and starts up the acquired server software to become fully operational.

3.3 Uptime Dump

For an uptime dump to take place, the uptime dump parameter must be enabled in the server manager. The initiate program then sends an uptime dump request to the original host based on a fatal bug fix is not covered by the watchdog timer.

During an uptime dump procedure, the initiate program dumps an image of the entire server memory contents (including the LAT operating software) using the standard monitor basic operations protocol (MOP). It also displays a series of messages on the console terminal that report the progress of the dump.

3.3.1 Uptime Dump Messages

The following message is displayed when the server has requested an uptime dump.

```
local 303 Making the image dump
```

When the dump host responds and the uptime dump procedure is started, the following message is displayed, identifying the dump host Ethernet address.

```
local 304 Dumping to host 48 00 00 00 00 00
```

On successful completion of the dump, the following message is displayed and program control transfers to the self-test program via the GOTO command:

```
local 307 Image dump complete
```

3.3.2 Update Dump Procedure

The update dump procedure that takes place between the server and the dump host consists of the following steps:

1. To initiate a dump, the monitor program sends a request dump service message to the original host. If the original host serves the request, it sends a request secondary dump message to the server and proceeds to step 3, eliminating the next three steps.
2. If the original host does not respond to the request dump service message in 10 seconds, the server initiates the request dump service message to the host assistance volunteer host at an address.
3. Host systems supporting the request dump service message first verify if they support dumps from the requesting server. Hosts that volunteer assistance send an assistance volunteer message to the server.
4. The server selects the first assistance volunteer that responds and responds to the request dump service message, addressed to the selected assistance volunteer (dump host).
5. The linked dump host starts the update dump sequence by sending a request secondary dump message to the server.
6. The server responds to each request secondary dump message from the host with a sequential memory dump record containing the image data of each section of program RAM. All server memory contents are dumped, including instructions and data.
7. The linked dump host receives each memory dump message, stores the message in sequential records in a server dump file and sends another request secondary dump message to the server.
8. The process continues until the server receives a dump complete message from the linked dump host, and the dump host terminates its update dump process. The server then enters OFF or enabled for post dump analysis and enters the self test program.

3.4 Status and Error Messages

During a shutdown, the server software is always enabled and starts operation by displaying any simulated fault errors reported by the self test. However, certain types of the self test failures may cause the shutdown procedure to be started or restarted.

3.4.1 Ethernet Loopback Error Message

If an Ethernet loopback test failed under the self-test, a downtime load is not attempted and the following message is displayed:

```
Local 910: Loop test not attempted, network communication failure
```

A power-up or server re-initialization of "TRILUP" is then required to clear the condition.

The above message indicates that the server cannot access the Ethernet, possibly because of transmitter or cabling problems that should first be corrected. Typing a "TRILUP" on the console terminal re-initializes the server and transmits another downtime load request.

Re-initialization takes place only if the downtime load procedure fails. "TRILUP" has no effect if the LAT software starts up successfully after a successful downtime load. This prevents unauthorized users from re-initializing the server during a normal downtime load process, but does not affect later requests in the server messages.

3.4.2 Hardatal (Soft) Error Message

If the self-test did not detect any errors, it turns on the LK13 indicator and calls the initialize program.

If any hardatal (soft) errors were detected, however, it sets the LK13 indicator to blink and calls the initialize program. The initialize program displays the following message:

```
Local 911: 00010000 - Hardatal hardware error detected  
Server code 0000, terminal code 00 00 00 00 00 00
```

The message format supplies the following information:

Server code 0000

This four-bit code indicates the hardatal error type. Reading from left to right, each x may be a 0 or 1 with a 1 indicating the following problem:

- Ethernet hardware error
- Ethernet loopback error
- ECC LANCE checksum error
- Server initialization checksum error

Terminal code: nn nn nn nn nn nn nn nn

Reading from left to right, each two-bit code indicates a specific error condition for a terminal (1 through 8).

A 1 in any pair of bits, reading from left to right, indicates either or both of the following problems with the terminal:

- Terminal port error
- Terminal parameters checksum error

3.4.3 Load Failure or Timeout Error Message

If the load procedure is interrupted or the checksum load message is not received from the host within 30 seconds, the following message is displayed and the load procedure is started.

text: 912 load failure, timeout

3.4.4 Fatal Bugcheck Error Message

The following message is displayed on a fatal bugcheck.

text: 913 fatal bugcheck PC=nn, SP=nn, IR=nn, IB=nn, CR=nn

The message displays the contents of the CPU program counter (PC), stack pointer (SP), and status register (SR) at the time of the failure.

The MEM field displays the illegal memory address on an addressing error or displays the address of the instruction that may have caused the failure. The CODE field gives the reason for the failure as listed in Table 3-1.

Table 2-1: System Crash Error Codes

Code Description

CPM Exceptions

2	Box error
3	Address error
4	Illegal instruction
5	Divide by zero
6	CHK instruction
7	TRAPV instruction
8	Privilege violation
9	Trace
A	Line 1010 emulator
B	Line 1111 emulator
C	Other
D	Spurious interrupt

Self-Test Error Codes (Program RAM)

11	NI port hardware memory error
12	NI port initialization timeout error
14	NI port transmit buffer error
15	Stack value corrupted on idle loop
16	Unlink error
17	Invalidate error
24	Unable to allocate XCB
31	Command completion error
32	Local output configuration error

Self-Test Error Codes (Program RAM)

200	LAT software checksum error
211	NI port hardware memory error
212	NI port initialization timeout error
214	NI port transmit buffer error
215	Stack value corrupted on idle loop
216	Unlink error
217	Invalidate error

Table 3-1 System Crash Error Codes (Cont)

Code	Description
218	Unable to allocate XCH
219	Unmasked completion error
220	Local output completion error
221	EEPROM write block error
222	Empty on output queue with no slots
223	Transmission too long
224	Cannot find status
225	No available current control block
226	Local pool allocation error
227	Illegal local output state
228	Service defined with no nodes
229	Duplicate node service name found

3.4.5 Timeout, Abort Dump Message

When a timeout occurs during an upline dump, the following error message is displayed and the dump aborted. Program control then transfers to the self-test (or to ODT, if enabled):

Local 914 Timeout, dump aborted

3.4.6 Load or Dump Failure Message

The following error message is displayed if a downline load or upline dump procedure fails to transmit a load or dump message after ten attempts:

Local 915 Transmission failure after ten attempts

For a downline load, the procedure is restarted. For an upline dump, the procedure is aborted and program control transfers to the self-test (or to ODT, if enabled):

3.4.7 Bad Image File Message

The following error message is displayed on these conditions.

- A downtime load memory load message specifies an odd memory address or an address in the interrupt vector area.
- A parameter load with transfer address message specifies an odd transfer address.

local 916 invalid image file, load abort

On-Line Debugging Tool (ODT)

4.1 General

The on-line debugging tool (ODT) is a specialized console program that resides in the program ROM. It can be entered only at the console terminal from the privileged mode of the LAT operating software or from the self test manufacturing mode. If enabled by the server manager, it may also be invoked following a downtime load or fatal logcheck.

ODT provides the local input language for server managers or service personnel and takes the place of most of the keys and switches normally present on a CPU front panel. It is intended for use by diagnostic specialists under ongoing reliability test (ORT) procedures and by authorized server, system, or network managers in isolating hardware or network problems.

4.1.1 Int-4 Requirements

The following requirements must be considered before attempting to enter ODT:

- When entered from the self-test manufacturing mode, the default console terminal (port 1) must be configured to the factory-set characteristics stored in EEPROM (initial characters with no parity at 9600 baud).
- When entered from the LAT software, ODT uses the existing characteristics for the console terminal.

4.1.2 Entering ODT

ODT may be called by one of several conditions or procedures and, when enabled, returns the asterisk (*) prompt.

4.1.2.1 Entering ODT from the Self-Test Manufacturing Mode - The manufacturing operator enters ODT by typing a CTRL/SHIFT/S on the console keyboard (holding down the CTRL and SHIFT keys then pressing the S key). The operator can then run, single-step, or loop on the self-test program, set test parameters and loop on errors.

4.1.2.2 Entering ODT from the LAT Operating Software - Before the server manager can enter ODT, it must be enabled by one of the following privileged commands:

- `local> SET (SERVER) ODT ENABLE` Sets the dynamic parameter, enabling ODT
- `local> SET (SERVER) ODT ENABLE` - Sets the permanent parameter in EEPROM, but does not enable ODT unless the server is re-initialized

While it is enabled, ODT is entered if one of the following conditions occurs:

- When the privileged ODT command is given
- On a system crash if enabled
- On a server re-initialization if enabled
- On the execution of a previously set ODT breakpoint

4.2 ODT Command Functions

ODT commands consist of one to three characters typed after the asterisk (*) prompt and are terminated by a carriage return or a line feed. ODT interprets command inputs and output values as hexadecimal (hex) digits.

4.2.1 Command Input Errors

On a command input error, ODT responds with one of the error message codes listed in Table 4-1.

Table 4-1: ODT Command Error Codes

Error Code	Name	Definition
RE	Range Error	The lower memory dump address is higher than the highest specified address or the specified CPU register address is out of range (0 - 7).
CE	Command Error	Unrecognized command input.

4.2.2 Command Summary

ODT commands are organized into the following functional groups:

- Memory and device register commands
- CPU register commands
- Dump commands
- Program control commands
- Breakpoint commands

Table 4-2 lists the ODT commands according to command groups and briefly describes their functions.

Table 4-2: On-Line Debugging Tool (ODT) Commands

Command	Name	Function
<i>Memory and I/O Register Commands</i>		
X:	Examine	Opens and displays the contents of word address where <i>x</i> is the address of the word to be examined. If odd address is entered to produce an even address.
EH:	Examine byte	Opens and displays the contents of a byte address where <i>x</i> is the even or odd address of the byte to be examined.
<RET>	Carriage return	Terminates an ODT command and starts a carriage return address.
ADR:	Addr. level	Shows the currently active address and opens and displays the next sequential address.
<i>CPU Register Commands</i>		
SR or DR:	CPU register	Opens and displays the contents of a CPU address of data transfer, where <i>x</i> specifies the register number (0-7).
SR:	CPU register register	Opens and displays the contents of the CPU register register (0-7).
<i>Display Commands</i>		
TR:	Memory dump	Displays the contents of a block of memory addresses where <i>x</i> is the first address of the block and <i>y</i> is the last address.
- (TR):	Hex dump	Makes a memory dump and returns to the ODT prompt (P).
DR:	Register dump	Displays the contents of the internal CPU registers.
<i>Programs (Loaded) Commands</i>		
GO:	Go	Starts or continues program execution after a program or branch point has been loaded or after a branch point has been reached. Execution continues from the current PC address.

Table 4-2: On-Line Debugging Tool (ODT) Commands (Cont)

Command	Name	Function
SS	Single step enable	Enables the single step mode, allowing the current program to be executed one step at a time.
NS	Single step disable	Disables the single step mode.
Breakpoint Commands		
Bn /	Breakpoint set	Set a breakpoint at breakpoint where n is the breakpoint number (0 to 15) and / specifies the memory address for the breakpoint. Breakpoints 0 - 15 allow a software trap from up to 6 instructions. Breakpoint 0 traps when a program execution address is an instruction that is not present.
Bn *	Breakpoint clear	Clear breakpoint n (0 - 15). If n is not specified, all breakpoints are cleared.
BB	Display breakpoints	Displays the first breakpoint table entry. The other eight entries contain the second through the eighth breakpoint addresses and can be displayed in sequence using the LINK NEXT key.

4.3 Accessing Terminal Server Address Space

The server manager or privileged operator has access to all terminal server memory and device addresses as shown in Table 4-3.

Table 4-3: Terminal Server Address Ranges

Server Memory or Device	Physical Address Ranges (in hex)
Program ROM	000000 - 01FFFF
EEPROM	000000 - 0000FF
DART 0	10000000 - 100000FF
DART 1	10000100 - 100001FF
DART 2	10000200 - 100002FF
DART 3	10000300 - 100003FF
LANCE	10000400 - 100004FF
Program ROM	10000500 - 100005FF
PA FROM	10000600 - 100006FF

An ODT command accepts up to 6 hexadecimal (hex) digits in the address specifier. However, the instructions given in Chapter 5 for accessing program ROM, program RAM, and the DART and LANCE internal registers must be followed. ODT provides commands that access the CPU internal registers as well, because they are not part of the external memory or device address space.

4.3.1 Memory and Device Register Commands

Only one memory or device register location can be opened at a time to display the contents for examination or changes. Opening a location with another location open, closes the currently open location before opening the next one.

4.3.1.1 Examine (E) Command - To open a word location, type E followed by a space and the address to be displayed. If an odd address is entered, the low-order bit is masked out and the even word address is opened. Pressing the RETURN key (<RET>) terminates the command.

For example:

```
*E 1000<RET>      - Entry
001000 = 0123      - Response
```

If the command location 1000 is open and no change is desired, pressing RETURN closes the location. OUT returns the asterisk prompt and another command may be issued.

If the contents of the currently open word location are to be changed, type the new contents before pressing <RET> to close the location.

For example:

```
*E 1000<RET>      - Entry
001000 = 0123 1210<RET> - Response and change
```

Pressing the LINE FEED key (<LF>) instead of RETURN closes the currently open word location and opens the next sequential word location.

For example:

```
*E 1000<RET>      - Entry
001000 = 0123<LF> - Response
001002 = 8567      - Response
```

4.3.1.2 Examine Byte (EB) Command - To open a byte location, type EB followed by a space and the address to be displayed. Pressing the RETURN key (<RET>) executes the command.

For example:

```
*EB 1000<RET>      - Entry
001000 = 23        - Response

or

*EB 1001<RET>      - Entry
001001 = 01        - Response
```

If the command location 1000 is open and no change is desired, pressing RETURN closes the location. ODT returns the asterisk prompt and another command may be issued.

If the contents of the currently open byte location are to be changed, type the new contents before pressing RETURN to close the location.

For example:

001000<01>	Entry
001000 = 23 54<01>	Response and change

Pressing the LINE FEED key (<LF>) instead of RETURN closes the currently open byte location and opens and displays the next sequential byte location.

For example:

001000<01>	- Entry
001000 = 23<LF>	Response
001001 = 51	Response

4.3.2 CPU Register Commands

4.3.2.1 CPU Address Register (RAn) Command - One of the CPU address registers, All An is opened and displayed using the following command format:

0RAn<711> - Where n is the address register number (0-7)

For example:

0R0<01>	- Entry
R0 = (000)111	- Response (contents of address register A0)

4.3.2.2 CPU Data Register (RDn) Command - One of the CPU data registers, D0-D7, is opened and displayed in the following command format:

Figure 1

- Where n is the data register number (0-7)

For example,

700-6812

700-0017
10-000114

— Exhibit

Response (contents of data register 120)

When these registers are opened, the contents are available for examination. The register contents may be changed by typing in the new value before pressing **LINE FEED** or **RETURN** as described for the **Examine (F)** command.

If the input value for *n* in the command is not in the specified range (0 - 7), the range-error (RE) message is displayed, followed by the asterisk prompt.

4.3.2.3 CPU Status Register (\$SR) Command—The CPU status register is opened and displayed using the following command format:

70-1011

★ — 2001

Index

Report

The procedure for changing the status register is the same as for the address and data registers.

4.3.3 Dump Commands

The Dump commands are useful during troubleshooting to display program and hardware status.

4.3.3.1 Memory Dump (D) Command – The contents of a block of terminal server memory and DART register addresses may be dumped using the D command. Although LANCE address space can be included in the dump, LANCE registers cannot be accessed with the D command and are always read as zeros.

A memory dump is started by typing the D command, followed by a space and the low address, followed by a space and the high address, as given in the following format.

Principles

Where r is the address of the first location and k is the address of the last location.

The specified range of memory addresses are then dumped in word format as shown in the following example.

001000 1000 <RET> - Entry

```
001000  nnnn  nnnn  nnnn  nnnn  nnnn  nnnn  nnnn  nnnn  nnnnnnnnnnnnnnnn
001010  nnnn  nnnn  nnnn  nnnn  nnnn  nnnn  nnnn  nnnn  nnnnnnnnnnnnnnnn
001020  nnnn  nnnn  nnnn  nnnn  nnnn  nnnn  nnnn  nnnn  nnnnnnnnnnnnnnnn
```

Here, n represents the hex value for each nibble (4 bits) of the dumped memory location. Each n represents the ASCII code equivalent of each pair of bits (8 bits). A period in any position indicates a nonprinting character.

The word address of the first location dumped on a line is displayed at the start of each line. A maximum of eight sequential words of memory are dumped per line. If an odd word address is entered, the low order bit is masked out, producing an even address. If the low address is entered greater than the high address, the range error (RE) message is displayed and the prompt for another command input is given.

4.3.3.2 Halt Dump (CTRL/C) Command - Typing a CTRL-C (pressing and holding the CTRL key then pressing the C key) halts the memory dump and ODT returns to the asterisk (*) prompt. This is most useful if errors are made while typing in the address range.

4.3.3.3 Register Dump (RD) Command - Typing RD dumps the word (16 bits) contents of the following CPU internal registers.

- Address registers (A0-A7)
- Data registers (D0-D7)
- Program counter (PC)
- Status register (SR)

The register contents are displayed in the following format:

*R0<HEX>

R0 = xxxxxxxx	R1 = xxxxxxxx	R2 = xxxxxxxx	R3 = xxxxxxxx
R4 = xxxxxxxx	R5 = xxxxxxxx	R6 = xxxxxxxx	R7 = xxxxxxxx
R8 = xxxxxxxx	R9 = xxxxxxxx	R10 = xxxxxxxx	R11 = xxxxxxxx
R12 = xxxxxxxx	R13 = xxxxxxxx	R14 = xxxxxxxx	R15 = xxxxxxxx
PC = xxxxxxxx	SR = xxxxx		

Here, x represents a hexadecimal digit. Register A7 is always the supervisor stack pointer because the self-test and LAT programs execute in the supervisor mode. The above registers are not opened for changes. The CPU register commands must be used to change their contents.

4.4 Running Programs Under ODT

This is a description of the ODT command functions that may be used when debugging under the self-test program or the LAT operating software.

4.4.1 Program Control Commands

4.4.1.1 Go (G) Command—The Go (G) command starts the program or continues its operation after a breakpoint or program halt. It is given in the following format:

*G<HEX>

- Where r is the location to begin program execution. If the r is omitted, execution begins at the address specified by the current PC. If an odd address is entered as the new PC, the low-order bit is masked out to produce an even address.

4.4.1.2 Single Step Enable (SS) Command—When enabled, the single step mode allows each instruction to be executed in sequence. The command is given in the following format:

*SS<HEX>

Entry

After each step, ODT displays a message in the following format:

SS r

- Where r is the value of the current PC.

The Go (G) command may then be used to start or continue program execution.

For example:

- *SS<RET> - Entry: (single step enable command)
- *G 1000<RET> - Entry: (The Go command starts the program at location 1000.)
- SS 001002 - Response: (Go executes one instruction, then displays SS, followed by the updated PC value.)
- *G<RET> - Entry: (Go continues, executing the next instruction.)
- SS 001004 - Response:
- + - Prompt for the next command.

4.4.1.3 Single Step Disable (SSD) Command - Single step is disabled by giving the following command:

- *SS<RET> - Entry: (ODT leaves the single step mode.)

4.4.2 Breakpoint Commands

ODT maintains a breakpoint table that may be displayed but not opened for changes. Any changes to the breakpoint table must be made using the defined breakpoint commands.

Up to nine breakpoints (0 to 8) can be set. Breakpoints 0 to 7 allow the software to trap and suspend operation from up to eight locations. A trap from breakpoint 8 causes a temporary suspension of the program while ODT generates a synchronizing signal to the oscilloscope test point on the terminal server module.

A breakpoint can be set in any location fetched from program RAM as an instruction but not as data. When a breakpoint is set, ODT replaces the contents of the breakpoint location with a trap instruction that suspends program operation and returns to ODT.

4.4.2.1 Breakpoint Set (Bst) Command - A breakpoint may be set or changed using the following command:

- *Bst n r - Where n is the breakpoint number and r is the breakpoint location.

For example:

***B1000H**

- Breakpoint entry. (Program halts operation when it tries to fetch location 1000.)

4.4.2.2 Breakpoint Clear (BC) Command - A breakpoint may be cleared using the following command:

***BnCH**

- Where *n* is the number of the breakpoint to be cleared. If the input value for *n* is not in range (0 to 3), ODT returns the error (HE) message followed by the asterisk prompt.

If *n* is not specified, all breakpoints are cleared.

4.4.2.3 Display Breakpoints (DB) Command - The **DB** command displays that does not open the first entry in the breakpoint table. The next eight breakpoints can then be displayed in sequence using the line feed (<LF>) key.

For example:

***DBCH**

DB 1 - 001000CH

DB 2 - 001200CH

HECH

- Response and <LF> error.

Note: The *HECH entry terminates the command.

4.4.2.4 Breakpoint Message - When the program encounters a breakpoint, ODT is activated and displays a message in the following format:

DB n r

Where *n* is the breakpoint number and *r* is the breakpoint address.

For example:

DB 1 001000

Displays breakpoint message.

Returns the ODT prompt.

In this example, the program halted after reaching breakpoint 1 at location (001000). ODT displays the asterisk prompt and waits for a command input.

CHAPTER 5

CHAPTER 5
CONTENTS
SECTION 1
SECTION 2
SECTION 3
SECTION 4
SECTION 5
SECTION 6
SECTION 7
SECTION 8
SECTION 9
SECTION 10
SECTION 11
SECTION 12
SECTION 13
SECTION 14
SECTION 15
SECTION 16
SECTION 17
SECTION 18
SECTION 19
SECTION 20
SECTION 21
SECTION 22
SECTION 23
SECTION 24
SECTION 25
SECTION 26
SECTION 27
SECTION 28
SECTION 29
SECTION 30
SECTION 31
SECTION 32
SECTION 33
SECTION 34
SECTION 35
SECTION 36
SECTION 37
SECTION 38
SECTION 39
SECTION 40
SECTION 41
SECTION 42
SECTION 43
SECTION 44
SECTION 45
SECTION 46
SECTION 47
SECTION 48
SECTION 49
SECTION 50
SECTION 51
SECTION 52
SECTION 53
SECTION 54
SECTION 55
SECTION 56
SECTION 57
SECTION 58
SECTION 59
SECTION 60
SECTION 61
SECTION 62
SECTION 63
SECTION 64
SECTION 65
SECTION 66
SECTION 67
SECTION 68
SECTION 69
SECTION 70
SECTION 71
SECTION 72
SECTION 73
SECTION 74
SECTION 75
SECTION 76
SECTION 77
SECTION 78
SECTION 79
SECTION 80
SECTION 81
SECTION 82
SECTION 83
SECTION 84
SECTION 85
SECTION 86
SECTION 87
SECTION 88
SECTION 89
SECTION 90
SECTION 91
SECTION 92
SECTION 93
SECTION 94
SECTION 95
SECTION 96
SECTION 97
SECTION 98
SECTION 99
SECTION 100

SECTION 1
SECTION 2
SECTION 3
SECTION 4
SECTION 5
SECTION 6
SECTION 7
SECTION 8
SECTION 9
SECTION 10
SECTION 11
SECTION 12
SECTION 13
SECTION 14
SECTION 15
SECTION 16
SECTION 17
SECTION 18
SECTION 19
SECTION 20
SECTION 21
SECTION 22
SECTION 23
SECTION 24
SECTION 25
SECTION 26
SECTION 27
SECTION 28
SECTION 29
SECTION 30
SECTION 31
SECTION 32
SECTION 33
SECTION 34
SECTION 35
SECTION 36
SECTION 37
SECTION 38
SECTION 39
SECTION 40
SECTION 41
SECTION 42
SECTION 43
SECTION 44
SECTION 45
SECTION 46
SECTION 47
SECTION 48
SECTION 49
SECTION 50
SECTION 51
SECTION 52
SECTION 53
SECTION 54
SECTION 55
SECTION 56
SECTION 57
SECTION 58
SECTION 59
SECTION 60
SECTION 61
SECTION 62
SECTION 63
SECTION 64
SECTION 65
SECTION 66
SECTION 67
SECTION 68
SECTION 69
SECTION 70
SECTION 71
SECTION 72
SECTION 73
SECTION 74
SECTION 75
SECTION 76
SECTION 77
SECTION 78
SECTION 79
SECTION 80
SECTION 81
SECTION 82
SECTION 83
SECTION 84
SECTION 85
SECTION 86
SECTION 87
SECTION 88
SECTION 89
SECTION 90
SECTION 91
SECTION 92
SECTION 93
SECTION 94
SECTION 95
SECTION 96
SECTION 97
SECTION 98
SECTION 99
SECTION 100

5

Functional Logic Description

5.1 General

This chapter provides a functional description of the terminal server logic. Descriptions are to the block diagram level and are intended for use with the maintenance print set.

Figure 5-1 summarizes the following four logic sections:

- Main computer logic

- Central processor unit (CPU)
 - Data address bus
 - Timebase clock logic
 - System clock logic
 - Bus arbiter logic
 - Interrupt control logic
 - Counters and timers

- Terminal server memory

- Address decode logic
 - 128K bytes of program random access memory (program RAM)
 - 128K bytes of program read-only memory (program ROM)
 - 512 bytes of electrically erasable programmable ROM (EEPROM)
 - 32 bytes of physical address programmable ROM (PA PROM)

- **Terminal interface:**

- Four dual in-line serial interface transmitter (UART) chips
 - Eight RS-232C/VT100/V.22 compatible drivers/receivers

- **Ethernet interface:**

- Local area network controller for Ethernet (LANC)
 - Serial interface adapter (SIA)

5.2 Microcomputer Logic

This section describes the CPU and data/address bus signals and the supporting CPU logic.

5.2.1 Control Processor Unit (CPU) and Data/Address Bus

Figure 5-2 is a block diagram of the 68000 CPU as it is used in the DEC Server 100 configuration.

The 68000 is a fully implemented 16-bit microcomputer that uses very large scale integration (VLSI) technology and provides direct memory addressing for up to 16 megabytes (16M bytes). Its operating features include a comprehensive instruction set that uses multiple addressing modes and data types.

Table 5-1 describes the CPU and data/address bus signals used in the DEC Server 100 configuration.




Figure 8-1. DECserver 100 Terminal Server Logic Block Diagram




FIGURE 6-2

Figure 6-2 CPU Block Diagram

Table 8-5: CPU and Data/Address Bus Signal Description

Signal Name	Description
<i>Data/Address Bus Signals</i>	
Address Bus (BUS < A20-A0 > Hi)	The terminal server uses 19 of the 23 lowest address lines to provide direct addressing for up to 2 megabytes (2M) instead of data (BUS < A17 > is also used.) These lines are drive-only for the CPU. The server does not use BUS < A20 >. However, the CPU and LANCE both use it as an address bit < A00 > to generate BUS < L15 >, or BUS < L16 > on a byte transfer. (Both signals are generated on a word transfer.) NOTE The CPU uses the complement of < A00 > for byte transfers. (< A00 > on a 1 asserts BUS < L15 >, and on a 0 asserts BUS < L16 >.)
Data Bus (BUS < D15-D0 > Hi)	The 16-bit bidirectional tristate bus is the main data path for all transfers and memory and device address space.
<i>Asynchronous Bus Control Signals</i>	
Address Strobe (FJA < A0 >)	Asserted by the CPU to initiate a register transfer with an external device (the LANCE or a DART). Indicates that the CPU has a valid address asserted on the address bus. The LANCE does not use this signal. On a DMA transfer, it accesses physical RAM from the address multiplexer logic on asserting LANCE Hold (FJK < BLANK >).
Write (BUS < WRT >)	A write-OR signal, BUS < WRT >, is asserted by the CPU or the LANCE to define a bus transfer as follows: Negated (High) = Read Asserted (Low) = Write
Support Functions: Input Signals (BUS < L15 >, BUS < L16 >)	The CPU uses either or both of these signals with BUS < WRT > to control bus transfers. The 1 and data bytes for a read or write transfer are indicated as follows:

Table 9-1: CPU and Data/Address Bus Signal Description (Cont)

Signal Name	Description			Valid Data asserted on	
	BUS UDS L	BUS LDS L	BUS WRT L	BUS DAI <16-03>	BUS DAI <07-00>
0	0	0	0	No	No
0	1	1	0	No	Yes
1	0	0	0	Yes	No
1	1	1	0	Yes	Yes
1	1	1	1	Yes	Yes

0 = negated high, 1 = asserted low

As a bus slave, the LANCE ignores the address signals and decodes word transfers. As a master, the LANCE drives the address signals to the CPU at different times and are buffered in the CPU logic as follows:

Input	Buffered Output
PJA AS L	PJA SAS L (not used by the LANCE)
BUS WRT L	PJA RWRT HL
BUS LDS L	PJA RLDS HL
BUS UDS L	PJA RLDS HL

**Data Transfer Acknowledge
(DTACK L)**

Asserted by the selected device in response to PJA AS L from the CPU. DTACK L is asserted by the following signal:

PIK PALACK L from the PIAL is asserted during CPU transfers with memory locations in DART registers.

PIK LANRDY L from the LANCE is asserted during CPU transfers with LANCE registers.

Table 5-1: CPU and Data/Address Bus Signal Description (Cont)

Signal Name	Description
<i>Interrupt Control Signals</i>	
Interrupt Priority Level (PIB IPL <2:0> 1)	Asserted by the interrupt priority logic for the highest asserted interrupt request. Any asserted code (other than zero) generates a program interrupt request in the CPU. The CPU contains a 3-bit index that indicates the current priority IPL and holds an interrupt pending whenever its priority level is higher than the requesting device. The CPU grants the interrupt when its current IPL becomes lower than the requesting device. The only exception is IPL7 which allows an unmasked interrupt for the program RAM refresh timer. During the interrupt cycle, the CPU asserts the IPL of the device being serviced on address bus lines BA[5 < A03-A01 >]. It asserts all other address bus lines high.
<i>Bus Arbitration Signals</i>	
Bus Request (PJD BR 1)	Asserted for the LANCE by the bus arbitrator to gain access to the data/address bus and perform a DMA transfer with program RAM.
Bus Grant (PJA BG 1)	The CPU's response to a bus request, indicating that the CPU will relinquish control of the bus at the end of the current bus cycle.
Bus Grant Acknowledge (PJD BGACK 1)	Asserted for the LANCE by the bus arbitrator in response to bus grant. The LANCE assumes control of the data/address bus when the arbitrator asserts PJD BGACK 1 and PJD LHDA 1.
<i>Processor Control Signals</i>	
Halt (HAL 1)	The CPU asserts this bidirectional line to external devices when it halts. If the line is asserted by an external device, the CPU halts at the end of the current bus cycle. In the DEC server 100, the halt and clear lines are asserted together to perform a system reset.

Table 5-1: CPU and Data/Address Bus Signal Description (Cont)

Signal Name	Description																		
Clear (PJ CLR L)	The CPU asserts this bidirectional line to initialize external devices with the RESET instruction. The CPU itself is initialized when the line is asserted externally. PJ CLR L is asserted on a power up for a maximum of 100 ms. When the signal negates, the CPU starts program execution at memory location zero.																		
Function Code (PC<2:0> H)	Indicates to external devices the type of reference being executed by the CPU. The CPU has two levels of access privileges: supervisor and user. The reference types are defined as follows (only level 7 is used in the DECserver 100). <table> <thead> <tr> <th>PC<2:0> Value</th><th>Reference Type</th></tr> </thead> <tbody> <tr> <td>0</td><td></td></tr> <tr> <td>1</td><td>User Data</td></tr> <tr> <td>2</td><td>User Program</td></tr> <tr> <td>3</td><td></td></tr> <tr> <td>4</td><td></td></tr> <tr> <td>5</td><td>Supervisor Data</td></tr> <tr> <td>6</td><td>Supervisor Program</td></tr> <tr> <td>7</td><td>Interrupt Acknowledge (I/A FUL)</td></tr> </tbody> </table>	PC<2:0> Value	Reference Type	0		1	User Data	2	User Program	3		4		5	Supervisor Data	6	Supervisor Program	7	Interrupt Acknowledge (I/A FUL)
PC<2:0> Value	Reference Type																		
0																			
1	User Data																		
2	User Program																		
3																			
4																			
5	Supervisor Data																		
6	Supervisor Program																		
7	Interrupt Acknowledge (I/A FUL)																		
CPU Clock (PW 100% S L)	The TTL-compatible signal is buffered externally to develop the CPU clock.																		

For further information on the 58000 architecture and instructions, refer to the following handbooks:

M68000 12.02 Microprocessor Programmer's Reference Manual, Prentice-Hall, Inc., Englewood Cliffs, NJ 07632, Fourth Edition, 1982.

The 68000: Principles and Programming (TP-306) by Leo J. Scudron, Howard W. Sams & Co., Inc., 1300 W. 62nd Street, Indianapolis, IN 46206, 1982.

DECserver is a trademark of MicroVadis Incorporated.

5.2.2 Power-Up Sequencer Logic

When power is applied, the power-up sequencer asserts the signals shown in Table 5-2 for at least 100 milliseconds after the +5 Vdc power reaches 90 percent of its nominal value.

Table 5-2: Power-Up Sequencer Signal Functions

Signal	Name	Function
Clear	PJCLR L	Asserts a system reset to the CPU
Power-Up	PJPU P H	Asserts a system reset to the DARTs
Power-Up	PJPU P L	Asserts a system reset to the LANCE
Write Protect	PJWRT PROT L	Disables the write inputs to the EEPROM

The power-up sequencer also uses the logical signals shown in Table 5-3.

Table 5-3: Power-Up Sequencer Logical Signals

Signal	Name	Function
Power Fail	PJMP WER FAIL L	Used during manufacturing tests to generate power-off/power-on cycle resets.
Counter Timer 1	PJH C T 1	The watchdog timer from the third DART generates a power-up to initialization if it is not periodically cleared by the program.

5.2.3 System Clock Logic

The primary terminal server oscillator operates at a base frequency of 29.4912 MHz. A frequency divider produces the operating frequencies shown in Table 5-4.

Table 5-4: Operating Frequencies

Frequency	Signal Name	Function
7.35 MHz	PJC 136NS H	Provides the time base for the CPU, PAIL, and bus arbitrator
1.68 MHz	PJC 1.68MHZ H	Provides the transmit and receive time base for the DARTs
1.84 MHz	PJC 1.84MHZ H	Provides the counter/timer clock for the first two DARTs

5.2.4 Bus Arbitrator

The LANCE is the only device (other than the CPU) that accesses the data/address bus as a bus master. The LANCE initiates a DMA transfer as follows:

1. The LANCE requests access to the bus by asserting buffered LANCE hold (PJK BLANHLD L) to the arbitrator which asserts bus request (PJD BR L) to the CPU.
2. When the CPU returns bus grant (PIA BG L) to the arbitrator, it is synchronized by the CPU clock (PJC 136NS H) which asserts bus grant acknowledge (PJD BGACK L).
3. LANCE hold acknowledge (PJD LHLDA L) is clocked and asserted to the LANCE on the next CPU clock, and the LANCE assumes control of the bus.
4. When the LANCE completes its bus cycle it deasserts PJK BLANHLD L, deasserting PJD BGACK L, and releasing control of the bus.

5.2.5 Interrupt Control

The CPU interprets any level other than zero on its IPL1, IPL2, IPL3 inputs as a program interrupt request. A zero input indicates that no interrupts are being requested.

5.2.5.1 Priority Level Encoders and Vector Addresses – The interrupt priority levels (IPLs) are defined by the first of three priority encoders as shown in Table 5-5. IPL7 has the highest priority and IPL2 has the lowest.

Table 5-5: Priority Encoder 1 Inputs

IPL Level	Input Signals to Priority Encoder 1	Interrupt Source
7	PJH CTINT0 L	Refresh Timer
6	PJH RXINT<7:0> L	DART Receiver(s) from priority encoder 2:
5	PIK LANENT L	LANCE Interrupt
4	PJH CTINT1 L	Star Timer
2	PJH TXINT<7:0> L	DART Transmitter(s) from priority encoder 2:

Table 5-6 lists the vector address asserted by each IPL on an interrupt. The terminal transmit and receive lines are prioritized according to the terminal line number from the DARTs:

- At IPL6, receive interrupt level RXINT7 has the highest priority and RXINT0 has the lowest.
- At IPL2, transmit interrupt level TXINT7 has the highest priority and TXINT0 has the lowest.

Each of the terminal request lines is connected to the encoder through a single stage synchronizer.

Table 5-6. Interrupt Vector Addresses

Interrupt Source	Level	Name	Vector
Refresh Timer	IPL7	CTINT0	1FC
DART Receivers	IPL6	RXINT7	1DC
		RXINT6	1DE
		RXINT5	1DF
		RXINT4	1E0
		RXINT3	1E1
		RXINT2	1E2
		RXINT1	1E3
LANCE	IPL5	LANINT	1BC
Slot Timer	IPL4	CTINT1	19C
DART Transmitters	IPL2	TXINT7	15C
		TXINT6	15D
		TXINT5	15E
		TXINT4	15F
		TXINT3	160
		TXINT2	161
		TXINT1	162

5.2.5.2 CPU Response to an Interrupt Request – The CPU contains a three-bit priority mask register that indicates the current IPL of the CPU. It is used to determine whether the current CPU priority level is higher, equal, or lower than the pending request.

The CPU responds to an interrupt request as follows:

1. The mask register holds an interrupt pending whenever the CPU priority level is higher than or equal to the requesting device.
2. The CPU grants an interrupt when its current IPL becomes lower than the requesting device. The only exception is IPL7 which is not inhibited by the CPU interrupt priority mask. IPL7 allows unmasked interrupts by the Refresh Timer for refresh operations to dynamic program RAM.

3. The first priority encoder asserts the highest requesting IPL to the CPU as an interrupt request.
4. The interrupt is then granted at the end of the current instruction or at the end of a bus cycle with $\overline{AS}$, $\overline{BUACK}$, and $\overline{BTACK}$ negated (s DMA cycle has completed and released the bus).

9.2.5.3 CPU Interrupt Cycle—When entering an interrupt cycle, the CPU first disables tracing and sets its priority level to that of the requesting interrupt.

The CPU then performs the following actions on the interrupt cycle:

1. Saves the current contents of the status register (SR) and the program counter (PC) on the stack. The saved PC value is the address of the next instruction that would have executed if the interrupt had not occurred.
2. Asserts $\overline{PJAFCTL}$ (interrupt acknowledge).
3. Asserts the level of the acknowledged interrupt on address bus bits $\overline{BUS < ADDRESS >}$ (the value held by the priority mask). It asserts all other address bus bits high.
4. Reads the vector address from the interrupt logic on data bus bits $\overline{BUS < DATA >}$ (bits $\overline{BUS < DATA >}$ are not asserted and remain in the high impedance (Hi-Z) state).
5. Multiplies the vector by four (shifts it two places to the left) to obtain the interrupt or exception vector address.

9.2.6 Hardware Counters and Timers

The DECserver 100 terminal server makes use of the following counter/timer functions, which are asserted from output port 3 (OP3) of each DART:

- First DART—The refresh timer interrupts the CPU to refresh the dynamic program RAM. It is also used as the clock input to the watchdog and LED timers.

$\overline{PJHCTINT01}$ interrupts the CPU at IPL7 and asserts an interrupt vector of 1FC (hex). On each interrupt, the service routine accesses 128 consecutive program RAM locations.

- **Second DART** - The slot timer is used by the operating software. PJCCTINT1L interrupts the CPU at IP1.4 and asserts an interrupt vector 1 (IP1) (hex).
- **Third DART** - The watchdog timer ensures that the CPU does not become hung in a loop. The counter is first loaded during initialization and must be periodically reset by the server software. If it times out for any reason, PJCCT2L triggers the power-up sequence which re-initializes the server and requests a reload of the LAT operating software.
- **Fourth DART** - The LED timer is used by the self-test program to blink the front panel LED indicator on resolved errors. The self-test turns it on for no errors, and leaves it off and flashing on fatal errors.

5.3 Terminal Server Memory

Figure 5-3 shows the allocation of terminal server address space. The addressing logic allows the CPU, under program control, to directly access the following memory and devices:

- DART and LANCE internal registers
- 128K bytes of dynamic program random access memory (program RAM)
- 32K bytes of program read only memory (program ROM)
- 512 bytes of electrically erasable programmable ROM (EEPROM)
- 12 bytes of physical address programmable ROM (PAPROM)

It also allows the LANCE to perform direct memory access (DMA) transfers with program RAM.




Figure 6-3. DECserver 100 Terminal Server Address Space Allocation

6.3.1 Address Selection

Terminal server address space is selected by program address bit B10 (<A10 A00>), as shown in Figure 5-4. (Unused bits are reserved for future expansion.)




Figure 5-4 CPU Selection of DECserver 100 Terminal Server Address Space

Figure 3-5 shows the fusible-link programmable array logic (PAL) which is programmed to assert the memory and device select signals listed in Table 3-7. Address bits H[5:0] (A[0:A0]) bits are used by the terminal server except for H[5] (A[7]) (unconnected).




Figure 3-5 Address Decoder and PAL Block Diagram

Table 8-7 Programmable Array Logic (PAL) Output Functions

Signal	Function
PAL RAM L	Selects program RAM
PAL ROM L	Selects program ROM
PAL KERN L	Selects EEPROM
PAL LANCE L	Enables the address decoder to allow assertion of the following signals: PAL LANCE L = 1 Selects one of the two DARTs PAL LANCE L = 1 Selects the LANCE
PAL PALACK L	PAL response to AS L from the CPU on transfers with memory address space or I/O registers. LANCE returns PAL LANCE L to the CPU on transfers with LANCE registers.
PAL PAL STATE L	Enables access to EEPROM in order to change the parameters of the microprocessor.

BUS < ADDR > is also not used. However, address bus < ADDR > is used internally by the CPU and the LANCE to assert the upper data strobe or lower data strobe signals (**BUS L DS L** or **BUS L DS L**) on a byte transfer. These are asserted on a word transfer.

The CPU uses the complement of address bus < ADDR > on a byte transfer:

- **ADDR on a 0** Selects data bus **BUS L DALS L** (data)
- **ADDR on a 1** Selects data bus **BUS L DALS L** (data)

As bus slave, the LANCE is not visible only on word boundaries. As bus master, it uses the standard DIGITAL convention in selecting the upper or lower byte:

- **ADDR on a 0** Selects data bus **BUS L DALS L** (data)
- **ADDR on a 1** Selects data bus **BUS L DALS L** (data)

Only program ROM and program RAM locations can be selected on the upper or lower byte. All other devices are only accessible on the lower byte.

8.3.2 Power-Up Addressing

When the system clear (PAL CLR L) is asserted following a power-up sequence, the CPU latches its program counter (PC) and stack pointer (SP) from memory location 0.

Location 0 is normally defined in program RAM address space. However, the PAL internally swaps program ROM and program RAM address space, selecting program ROM under the following power-up conditions:

1. Output pin 12 from each DART asserts the enablement of output port register bit (OPR) ≤ 255 not high.
2. PCH JAM H (OP2 from the fourth DART) is asserted high to the PAL which asserts PCH ROM L, enabling program ROM.

Location 4 of program ROM points to the self-test power-up routine. PCH JAM H is thereafter inhibited or asserted under program control.

The self-test program starts up in location 0 of the program ROM from where it performs the first part of the tests. It then copies images of the later routines to program RAM from where it performs the remaining tests. It then jumps to the monitor program which is awaiting a request for a download load of the LAT operating software from a host bus (volunteers). (Sections 4.2 and 5.2 introduce and describe the download load process.)

8.3.3 DART and LANCE Register Addressing

The CPU asserts DART and LANCE control registers by asserting address bus bits H[5:4] = A[20:19] as follows:

1. With H[5:4] = A[20:19] equal to 00, the PAL asserts PCH LANCE L, enabling the address decoder.
2. H[5:4] = A[20:19] to the address decoder select one of four DARTs or the LANCE by asserting one of the signals PCH ENR D[0:3] L or PCH ENR LANCE L.
3. An internal DART register is selected by H[5:4] = A[20:19] for a read or write transfer. (DART registers are described in Section 5.4.)
4. The LANCE contains an internal latching register address port (RAP) that selects one of four control status registers (CSR). (The LANCE registers are described in Section 5.5.)

5.3.4 Program Random Access Memory (Program RAM)

The terminal server uses 128K bytes of dynamic RAM as the operating main memory where it stores and executes the LAT operating software. Program RAM uses a multiplexed eight input row and column addressing method selected and clocked by a delay line as shown in Figure 5.5.

CPU-initiated transfer - The CPU initiates a transfer with program RAM as follows:

1. The CPU asserts an address on $BUS < A20-A01 >$ and asserts buffered address strobe (PJA RAS L).
2. With $BUS < A20-A10 >$ equal to 00, the PAL asserts PJC RAM L, enabling the CPU input to the delay line.

LANCE-initiated transfer - The LANCE initiates a transfer with program RAM as follows:

1. When the LANCE gains access to the bus, the bus arbiter asserts LANCE hold acknowledge (PJD LHLDA L), enabling the LANCE input to the delay line.
2. The LANCE asserts an address on address $BUS < A16-A01 >$ and asserts buffered address latch enable (PJK HALE H) which opens the address latch for $BUS < A15-A01 >$.

Data transfer cycle - The data cycle of a DMA transfer initiated by either the CPU or the LANCE is completed as follows:

1. Buffered write (PJA BWRT L) defines the transfer as a read or write.
2. When the CPU asserts buffered address strobe (PJA RAS L) or the LANCE deasserts PJK HALE H, the low to high transition to the delay line generates row address strobe (PJE RAS L).
3. On the low to high transition at the delay line input, the row and column addresses are loaded to program RAM, selecting the transfer address as follows:
 - a. The address value on $BUS < A08-A01 >$ is asserted on PJE MA<A L> from the address multiplexer and is clocked to the program RAM row address register by PJE RAS L.
 - b. When RAM acknowledge (PJE RAMACK L) is asserted by the delay line, the address value on $BUS < A16-A03 >$ is asserted on PJE MA<A L> from the address multiplexer.




Figure 5-5: Program RAM Block Diagram

When the CPU or LANCE asserts BUS UDS L and/or BUS LDS L, PJE MA<8:1> are clocked to the program RAM column address register by either or both of the following signals:

- upperbyte column address strobe (PJE UCAS L)
- lowerbyte column address strobe (PJE LCAS L)

On a read, the program RAM data lines are enabled as data outputs by PJE UCAS L and/or PJE LCAS L.

2.3.6 Program Read-Only Memory (Program ROM)

The terminal server uses 16K bytes of program ROM, shown in Figure 2-7, to permanently store the following firmware programs:

- Self test program
- Initialize program
- On-line debugging tool (ODT) program

Program ROM locations are selected as follows:

1. With BUS <ADDRESS> equal to 11, the PAL asserts PJE ROM L. With BUS A18 = 1 and PJE ROM EN L is asserted, selecting program ROM.
2. BUS <A14-A07> then select one of 128 word locations. The upper and lower bytes are selected by PJE H UDS L and PJE H LDS L.




Figure 5-7: Program ROM, EEPROM, and PA FROM Block Diagram

6.4 Terminal Interface

The DEC server 100 Terminal Server uses four dual asynchronous receiver/transmitter (UART) chips to communicate with up to eight ASCII terminals. Each UART operates under program control of the CPU and is serviced by program interrupt.

The CPU selects UART internal registers on address bus bus BUS<A20:A19> and BUS<A07:A05> as shown in Figure 5-4.

In the program, address bit <A00> must be a 1 to select the lower byte for a data transfer. BUS<A04:A01> then select the hexadecimal (hex) register address for a read or write function as shown in Figure 5-4.

Table 5-6 provides a summary of the UART registers, their hexadecimal bus addresses, and their read and write functions. A dash (-) indicates that the function is undefined.

NOTE

Except for the read/write registers, the read and write functions of all addresses are mutually exclusive.

Table 5-8: Summary of DART Register Address Functions


Hex Bus Address	Read Function	Write Function
100001	Mode Register A	Mode Register A
100003	Status Register A	Check Select Register A
100005		Command Register A
100007	RX Holding Register A	TX Holding Register A
100009	Input Port Change Register	Asynchronous Command Register
10000B	Interrupt Status Register	Interrupt Mask Register
10000D	Counter/Timer Upper Register	Counter/Timer Upper Register
10000F	Counter/Timer Lower Register	Counter/Timer Lower Register
100011	Mode Register B	Mode Register B
100013	Status Register B	Check Select Register B
100015		Command Register B
100017	RX Holding Register B	TX Holding Register B
100019		
10001B	Input Port State Register	Output Port Configuration Register
10001D	Start Counter/Timer 1 command	Set Output Port Register Bits
10001F	Stop Counter/Timer 1 command	Clear Output Port Register Bits

NOTE

The above addresses select DART 0.
 To select DART 1, add an offset of 20.
 To select DART 2, add an offset of 40.
 To select DART 3, add an offset of 60.

5.4.1 Dual Asynchronous Receiver/Transmitter (DART)

Figure 5-8 shows the DART interface and control lines. Table 5-9 describes the DART operating signals as they are used in the [DEC server 100] configuration.



W6-0001.1

Figure 6-8 DART Block Diagram

Table 8-9: DART Signal Descriptions

Signal Name	Description
Input/Address Bus Signals	
Address Bus (B[31:0] < Addr[31:0] > H)	Internal DART registers are selected by the CPU with four of the transmit address bus lines. There are receive-only lines for the DARTs which can only be a bus driver.
Data Bus (B[31:0] < Data[31:0] > H)	The lowest byte of the bidirectional transmit data bus is used to transfer control and register data on a CPU-initiated transfer with a DART.
Asynchronous Bus Control Signals	
Enable = (P[0] ENR[0] L)	Selects one of four DARTs on a CPU-initiated transfer where 0 is the DART number (0-3).
Bus Write (P[0] WR[0] L)	Enables the inputs of the selected register to receive write data from the data bus.
Read Enable (P[0] RD[0] L)	Enables the transmit data bus outputs and asserts read data from the selected register.
Transmit Data and Translated Signals	
Receive Data = (P[0] RX[0] H)	Asserts actual data from the selected level converter where 0 is the terminal port number (0-3).
Transmit Data = (P[0] TX[0] H)	Asserts actual data to the selected level converter where 0 is the terminal port number (0-3).
Clock Input X = (P[0] CLK[0] H)	Provides the base clock (10 MHz) from which the transmit and receive signal rates are derived for each channel.
Output Port Signals	
Output Ports (OP[0] OP[3]) (P[0] TX[0] L)	OP[0] and OP[1] assert a transmit strobe signal required at channels A and B (TX RDY A and TX RDY B) for the primary converter where 0 is the terminal port number (0-3).
Output Ports (OP[0] OP[3]) (P[0] RX[0] L)	OP[0] and OP[1] assert a receive strobe signal required at channels A and B (RX RDY A and RX RDY B) for the primary converter where 0 is the terminal port number (0-3).

Table 5-9 DART Signal Description (Continued)

Signal Name	Description
Output Port (OP):	OP asserts the following counter-timer signals from each DART.
First DART	PH1 CTINT: 1 from the refresh timer interrupts the CPU to refresh the destination program RAM. It is also used as the clock signal to the watchdog timer and LBI timer.
Second DART	PH1 CTINT: 1 from the counter-timer is used as the clock signal to the program.
Third DART	PH1 CT2: 1 from the watchdog timer interrupts the CPU to re-initiate the watchdog timer and reload the counter value of the timer to the period defined by the program.
Fourth DART	PH1 PASS: 1 from the counter-timer signals the LBI to indicate self-test success and turns it on for its device.
Output Port (OP):	OP asserts the following selection signals from each DART.
First DART	PH1 EN0: 1 enables the LBI.
Second DART	PH1 ANIM: 1 enables writing to the RAM.
Third DART	Not used.
Fourth DART	PH1 JAM: 1 enables program RAM as a program memory. It is required for program RAM and RAM address space.
Output Port (OP):	OP asserts the following selection signals from each DART.
First DART	PH1 JAM: 1 enables program RAM as a program memory. It is required for program RAM and RAM address space.
Second DART	PH1 JAM: 1 enables program RAM as a program memory. It is required for program RAM and RAM address space.
Third DART	PH1 JAM: 1 enables program RAM as a program memory. It is required for program RAM and RAM address space.
Fourth DART	PH1 JAM: 1 enables program RAM as a program memory. It is required for program RAM and RAM address space.
Input Port (IP):	Not used in the DART device.
Input Port (IP):	Not used in the DART device.

**Table 5-11: Mode Register MR2A and MR2B SA Functions
(Read/Write Address 100001 and 100011)**

Bit	Name	Description
MR2A[0]	Channel Mode Select (CNL MODE SEL. A/B)	Selects the transmit mode as follows: 0 Normal half duplex 1 Auto Echo transmitter uses receiver clock 2 Local Loopback receiver uses transmitter clock 3 Remote Loopback transmitter uses receiver clock
MR2A[1]	Transmit Request to Send Select (TX RTS SEL. A/B)	With this bit set, output ports (OP0 and OP1) assert the following states: - OP0 = TX RTS A - OP1 = TX RTS B
MR2A[2]	Transmit Clear to Send Select (TX CTS SEL. A/B)	With this bit set, output ports (OP0 and OP1) assert the following states: - OP0 = TX CTS A - OP1 = TX CTS B
MR2A[3]	Stop Bit Length (STOP BIT LGTH A/B)	Set the length of the stop bit in bit time increments. The DEU asserts this signal for the following stop bit count: 0 1 time 1 2 times (The vendor specification provides a complete list of the bit time values.)

5.4.2.3 Clock Select Registers (CSRA and CSRB) – Table 5-13 describes the bit write functions for CSRA and CSRB.

Each register selects the receive and transmit baud rates for its channel from one of two sets, depending on the state of auxiliary control register bit ACR<07> (see Section 5.4.2.7).

Table 5-13. Clock Select Register CSRA and CSRB Bit Functions (Write Address 100003 and 100013)

Bits	Name	Description
<07:04>	Receive Clock Select (RCV CLK SEL A/B)	Selects the receive clock for the channel to one of thirteen baud rates (below).
<03:00>	Transmit Clock Select (XMT CLK SEL A/B)	Selects the transmit clock for the channel to one of thirteen baud rates (below).

The ranges of baud rates are selected for either channel A or the following states of ACR<07> (see Table 5-11):

RCV/XMT CLK SEL Value	Set 0 (ACR<07> equals 0)	Set 1 (ACR<07> equals 1)
0	1200	1200
1	1200	1200
2	2400	2400
3	4800	4800
4	9600	9600
5	19200	19200
6	38400	38400
7	76800	76800
8	153600	153600
9	307200	307200
A	614400	614400
B	1228800	1228800
C	2457600	2457600
D	4915200	4915200
E	9830400	9830400
F	19660800	19660800

5.4.2.4 Command Registers (CRA and CRB) – Table 5-14 describes the bit write functions for CRA and CRB. Each register, when written, supplies the specified command to its channel.

**Table 5-14: Command Register CRA and CRB Bit Functions
(Write Address 100005 and 100015)**

Bits	Name	Description
7:0	MHZ	Unused and must be zero.
3:0b047	Miscellaneous Command (MISC CMD) A-B	Writing this field with a 3-bit code issues one of the following commands to the channel: 0 – No Command 1 – Reset Pointer selects MHIA or MHIB 2 – Reset Receiver 3 – Reset Transmitter 4 – Reset Error Status 5 – Reset Break Change Interrupt (SR CCB = 0010, Table 5-17) 6 – Start Break 7 – Stop Break
7:0b01	Disable Transmitter (DIS TX) A-B	Disables the channel A or B transmitter. Resets the TX EMPTY and TX RDY status bits (SRA or SRB CCB = 0010, see Table 5-17).
7:0b02	Enable Transmitter (EN TX) A-B	Enables the channel A or B transmitter. Sets the TX RDY status bit (SRA or SRB CCB = 0010, see Table 5-17).
7:0b03	Disable Receiver (DIS RX) A-B	Disables the channel A or B receiver, except for the single-shot mode (MHIA or MHIB CCB = 0001, see Table 5-17).
7:0b04	Enable Receiver (EN RX) A-B	Enables the channel A or B receiver. (The DMR1 special wake-up mode is not used in the DMR1 or DMR100 config operation.)

5.4.2.5 Receive Holding Registers (RHRA and RHRB) – RHRA and RHRB are the receive data read registers.

First-in/First-out (FIFO) buffer – RHRA and RHRB each consist of a three-byte FIFO that acts as a small cache for up to four characters (including the serial receive input data buffer). Each FIFO location also stores the received character status (parity error, framing error, and received break).

The RX RDY A or RX RDY B bit is set (SRA or SRB bit <00>) when one to four characters are available and remain set until the FIFO is empty.

The FFULL A or FFULL B status bit is set (SRA or SRB bit <01>) if all three locations for the channel are filled with data. Reading a character empties a FIFO location and negates FFULL (unless another character is waiting in the serial input buffer).

RX RDY or FFULL can be used to assert a program interrupt request. RX RDY is used in the IHC server 100 Terminal Server.

5.4.2.6 Transmit Holding Registers (THRA and THRB) – THRA and THRB are the transmit data write registers.

When a register is loaded with a character by the CPU, the byte is parallel loaded to the transmit shift register from where it is shifted out serially to the terminal.

5.4.2.7 Auxiliary Control Register (ACR<07>) – Table 5-15 describes the write function for ACR bit ACR<07> which is used with CSRA and CSRB.

**Table 5-15. Auxiliary Control Register ACR<07>
Bit Function (Write Address 100000)**

Bit	Name	Description
ACR<07>	Hand Mode Generator Select (HMR SEL)	Selects one of two transmit and receive baud rate ranges as described for CSRA and CSRB bit fields <07:04> and <03:00> (see Table 5-13).
ACR<06>		Used with the counter timer register (see Table 5-19).
ACR<05>		Used with the input port change register (see Table 5-13).

5.4.2 Input and Output Port Registers

Figure 5-10 shows the register bit formats, hexadecimal addresses, and read/write functions for the input port (IP) and output port (OP) registers.




Figure 5-10 DART Input and Output Port Register Bit Formats

5.4.3.1 Input Port Change Register (IPCR) - Table 5-16 describes the bit read functions for the IPCR.

**Table 5-16: Input Port Change Register (IPCIR)
Bit Functions (Read Address 100000)**

Bit	Name	Description
<07:04>	Input Port <10> Change IP<10> CHG	A bit is set by a change in state of the signal on the corresponding input port. The change may be a transition to the 1 state or 0 state. A bit being set, with the corresponding bit set in ACR<02:00> see Table 5-17, asserts INT<07> see Table 5-20. The INT output is also asserted high when in the INT assert state. All bits are cleared including INT<07> when the register is read at address 4.
<03:00>	Input Port <10> State IP<10> STATE	These bits assert the status of the signals on input ports IP<10>.

5.4.3.2 Auxiliary Control Register (ACR<03:00>) - Table 5-17 describes the bit state functions for ACR bits ACR<03:00> which are used with the INTN.

**Table 5-17: Auxiliary Control Register ACR<03:00>
Bit Functions (Write Address 100000)**

Bit	Name	Description
<02:01>		1 and with the count select registers see Table 5-18.
<00:00>		1 and with the counter timer register see Table 5-19.
<03:00>	Input Port <10> Change Interrupt Enable IP<10> CHG INT EN	INT<07> bit is set, and the corresponding bit becomes set in IPN at <07:04> see Table 5-16. INT<07> is also set see Table 5-20. The INT output is also asserted high when in the INT assert state.

5.4.3.3 Input Port State Register (IPSR) - The current states of the signals connected to input ports IP<10> are read here. IPSR<03:00> IP<07> is not used and IPSR<07> always reads as a 1.

5.4.3.4 Output Port Configuration Register (OPCR) – Table 5-18 describes the bit write functions for the OPCR which controls the functions of output ports OP<7:4>.

**Table 5-18. Output Port Configuration Register (OPCR)
Bit Functions (Write Address 100318)**

Bit	Name	Description
OP<7:4>	Output Port <7:4> Select (OP<7:4> SEL)	Control output ports OP<7:4> in one of the following two ways:
		Clear
		Each clear bit enables the corresponding output port to output port OP<7:4>.
		Set
		Each set bit enables the corresponding output port to assert the following signal:
OP7		Asserts channel B transmit interrupt request (the completion of TX RDY B).
OP6		Asserts channel A transmit interrupt request (the completion of TX RDY A).
OP5		Asserts channel B receive interrupt request (the completion of RX RDY B).
OP4		Asserts channel A receive interrupt request (the completion of RX RDY A) used by the IEC driver (100).
OP<3:0>	Output Port <3:0> Select (OP<3:0> SEL)	Enable output port OP<3:0> to assert the following signals:
		0
		Output ports OP7 and OP6 assert the completion of output port register bits (OPR<3:0>).
		1
		Asserts the master-slave output at the programmed comparison value (input or output) in compare mode.

**Table 8-18 Output Port Configuration Register (OPCR)
Bit Functions (Write Address 10001B) (Cont.)**

Bit	Symbol	Description
OPCR[15]		Asserts the 1 st data output for the channel B transmitter.
OPCR[14]		Asserts the 1 st clock output for the channel B receiver.
OPCR[13]	Output Port A Select	Enables output ports 13[7:0] and 13[15:8] to generate the following signals:
OPCR[13:12]		Output ports 13[1:0] assert the complement of output port register data (OPR[15:16] and 13[7:8]).
OPCR[11]		Asserts the 1 st character of 1 st data output for the channel A transmitter as follows:
OPCR[11:10]		OPCR[11:10] = 0 ₀ asserts 1 st character 1 st bit
OPCR[11:10]		OPCR[11:10] = 0 ₁ asserts 1 st character 2 nd bit
OPCR[10]		Asserts the 1 st clock output for the channel A transmitter.
OPCR[9]		Asserts the 1 st clock output for the channel A receiver.

8.4.3.5 Output Port Register (OPR) – The OPR may be used as a general-purpose register or a control register. It is written with 16 at either of two addresses that set or clear the selected bus as follows:

- **Address (mem)[1] 1000 1001 –** Writing a byte of data to the address sets the selected bus as follows:
 - 1 = Set the bus
 - 0 = No change
- **Address (mem)[1] 1000 1011 –** Writing a byte of data to the address clears the selected bus as follows:
 - 1 = Clear the bus
 - 0 = No change

B.4.4 Interrupt Control and Counter/Timer Registers

Figure 3-11 shows the registers for interrupts, hexadecimal addresses, and read/write functions for the interrupt control and counter/timer registers.




Figure 3-11 DART Interrupt Control and Counter/Timer Register Bit Formats

5.4.4.1 Auxiliary Control Register (ACR<08:04>) - Table 5-19 describes the bit write functions for ACR<08:04> which are used with the counter/timer registers.

**Table 5-19 Auxiliary Control Register ACR<08:04>
Bit Functions (Write Address 100000)**

Bit	Name	Description
ACR0		Used with the clock select registers (see Table 5-13).
ACR04	Counter/Timer Mode and Source Select (CTMRSEL)	Set the counter/timer register to the counter or timer mode and select the clock source as follows:
	Code	Mode Clock Source
	0	Counter External input (IP2)
	1	Counter TX0A selected A TX the master clock
	2	Counter TX0B selected B TX the transmit clock
	3	Counter Crystal or external clock specified in 16
	4	Timer External input (IP2)
	5	Timer External input (IP2) divided by 16
	6	Timer Crystal or external clock
	7	Timer Crystal or external clock divided by 16
ACR05		Used with the signal pins registers (see Table 5-14).

5.4.4.2 Interrupt Status Register (ISR) - Table 5-20 describes the bit read functions for the ISR status flags. The ISR is a summary register that reflects the status of the interrupt flags.

The interrupt (INTI) signal output is asserted from the DART if the corresponding flag bit is set in the IMR.

**Table 5-20. Interrupt Status Register (ISR)
Bit Functions (Read Address 100000)**

Bit	Name	Description
<07>	Input Port Change (IP CHNG)	Occurs as a result of any IPCR <07-04> bit is set (see Table 3-16) and the corresponding bit is set in ACR<01-04> (see Table 3-17). The INTB output is also asserted from the IMRT command on the DEC server I/O.
<08>	Channel B Change = Break (BRK B CHNG)	Indicates that the channel B receiver detected the beginning or end of a break. Cleared by the reset break change interrupt command from command register B (see Table 3-14).
<09>	Receive Ready B or FIFO Full B (RX RDRY/FULL B)	Assays either of the following states, depending on the state of MR1B <06>. MR1B<06> = 0 Assays SRB bit <00> (RX RDRY B). MR1B<06> = 1 Assays SRB bit <01> (FIFO FULL B).
<10>	Transmit Ready B (TX RDRY B)	Assays the state of SRB bit <01> (TX RDRY B).
<11>	Counter Ready (CTR RDRY)	Set in the COUNTER_TIMER register, depending on the register mode. Counter Mode Set when the up-counter register reaches the count value. Cleared by the stop counter command (stops the counter). Timer Mode Set each time the down-counter register reaches a zero count. Cleared by the stop counter command (does not stop the counter). The counter is reloaded from the loading register on each zero count.

**Table 5-20: Interrupt Status Register (ISR)
Bit Functions (Read Address 100000)
(Cont)**

Bit	Bit 1	Description
<62>	1b IF IF Break IFNG	Indicates that the channel A receiver detected the beginning or end of a break. Is cleared by the next break change interrupt contained from command register A (see Table 5-14).
<61>	Receive Ready A = IFD Full A IFX RDY A/FFULL A	Asserts either of the following states, depending on the state of MIRA <05>. MIRA<05> = 0 Asserts MIRA bit <00> (IFX RDY A) MIRA<05> = 1 Asserts MIRA bit <01> (FFULL A)
<00>	Transmit Ready A IFX RDY A	Asserts the state of MIRA bit <00> (IFX RDY A)

5.4.4.3 Interrupt Mask Register (IMR) – Writing a 1 in a bit in the IMR enables the interrupt (INTR) signal for the corresponding flag in the ISR.

5.4.4.4 Counter/Timer Registers (CTUR and CTLR) – The counter/timer consists of two functional 16-bit registers: a holding register and a count register. The count register function depends on whether it is used in the counter or timer mode.

CTUR and CTLR are holding registers that store the upper and lower byte values as shown in Figure 5-11. The register addresses are write-only to the holding registers in the counter mode. They can only be read in the timer mode. The maximum value that can be loaded is 0000 (zero).

Counter mode – The count register acts as a bit up-down-counter that sets interrupt status register bit ISR<03> (INTR RDY) when it reaches a final value of 0000 (zero). (Output port (OP) may be programmed to assert the state of ISR<03>.)

The commands have the following effects in the counter mode:

- **Stop Counter** – Stops the count register and clears ISR<03>.
- **Start Counter** – Loads the count register with the holding register contents and starts the count register.

Timer mode: - The count register runs continuously as a binary up-counter, generating a square wave output at twice the time value stored in the holding register.

Each overflow sets interrupt status register bit ISR<03> (CNTR RDY) and reloads the count register from the holding register. (Output port OP3 may be programmed to assert the squarewave output.)

The commands have the following effects in the timer mode:

- **Stop Timer:** Clears ISR<03> but does not stop the count register.
- **Start Timer:** Terminates the current timing cycle, loads the count register with the holding register content, and starts a new timing cycle.

5.4.4.6 Counter/Timer Start and Stop Commands - Reading either of these two addresses, issues the following counter/timer command:

Address 13011D - Start counter/timer

Address 11801F - Stop counter/timer

These commands have different functions in the counter or timer mode as described in Section 5.4.4.4.

5.5 Ethernet interface

The terminal server uses the following chip combination that provides the control and signal interfacing to an Ethernet system.

- Local area network controller for Ethernet (LANCE)
- Serial interface adapter (SIA)

This section provides a summary of the signals and protocol supported by the LANCE and SIA and describes the LANCE internal register formats and functions.

5.6.1 Serial Interface Adapter (SIA)

Figure 5-12 is a block diagram of the SIA which provides an interface between the TTL signals of the LANCE and the differential signals of the H4000 DIGITAL Ethernet transceiver.




Figure 5-12: SIA Connection to an Ethernet Transceiver

Table 5-21 describes the differential signals passed between the SIA and the Ethernet transceiver on the interface cable.

Table 5-21 SIA and Ethernet Transceiver Interface Signals

Signal Name	Description
Power (+12V, GND)	The power pair supplies regulated 12 Vdc power to the transceiver.
Transmit Data (PJM TX DATA H.L.)	The transmit data pair carries a 10 MHz Manchester-encoded differential signal from the SIA transmit encoder to the Ethernet transceiver cable driver.
Receive Data (PJM RX DATA H.L.)	The receive data pair carries a 10 MHz Manchester-encoded differential signal from the Ethernet transceiver cable receiver to the SIA receiver decoder.
Collision (PJM COLL H.L.)	The collision pair carries a 10 MHz differential signal from the collision comparator in the Ethernet transceiver to the SIA collision detector. Detection on actual collision or on completion of a normal transmission (successful check).

Table A-22 describes the TTL interface signals passed between the LANCE and the SIA.

Table 5-22: LANCE and SIA Interface Signals

Signal Name	Description
LANCE Receive Signals	
Collision (PJM CLSN H)	Asserted by the SIA to indicate the presence of a collision on the Ethernet.
Receive Enable (PJM RENA H)	Asserted by the SIA to indicate the presence of a valid signal on the Ethernet and when the SIA receiver/Manchester decoder is active and produces the RCLK and RX D signals.
Receive Clock (PJM RCLK H)	This 10 MHz clock produced by the SIA is the synchronizing clock for the LANCE serial data receiver.
Receive Data (PJM RX D H)	This serial data stream produced by the SIA is asserted to the LANCE serial data receiver where it is clocked by RCLK.
LANCE Transmitter Signals	
Transmit Clock (PJM TCLK H)	This 10 MHz clock from the SIA is the main clock for the LANCE internal processor and the synchronizing clock for the LANCE serial data transmitter.
Transmit Enable (PJM LAN TENA H)	Asserted by the LANCE to enable the SIA transmitter driver to the Ethernet transceiver.
Transmit Data (PJM LAN TX D H)	The serial transmit data stream produced by the LANCE is asserted to the Manchester data encoder in the SIA where it is encoded and sent to the Ethernet transceiver.

A 20 MHz crystal oscillator provides the SIA's main timing reference. It is divided by two, producing a 10 MHz clock (PJM TCLK H) as a time base for the LANCE internal state machine and serial data transmitter. The 20 MHz and 10 MHz clocks both drive the Manchester data encoder to produce the transitions in the encoded data stream.

5.5.2 Local Area Network Controller for Ethernet (LANCE)

Figure 5-13 is a block diagram of the LANCE as it is used in the DECserver 100 configuration.




Figure 8-13 LANCE Stack Diagram

Table 6-23 describes the LANCE data/address bus and operating signals. Tri-stated signals are normally disabled and are in the high-impedance (H-Z) state.

Table 6-23: LANCE Operating and Data/Address Bus Signals

Signal Name	Description
Data/Address Bus Signals	
Address Bus BUS <A16:A0> H	The LANCE uses 16 of the 24 tri-state address bus lines to access program RAM as bus master. These are drive-only lines for the LANCE. The LANCE asserts BALE during the address cycle of a DMA transfer. It forms a bus address by opening the address latch, enabling the tri-state outputs, and asserting a memory address on BUS A16 and on the data bus. It then closes the latch, ending the address cycle and leaving the address asserted on BUS <A16:A0> H.
Data Bus BUS <D15:D0> H	The 16-bit bidirectional tri-state data bus is the data path for (1) a data transfer by the LANCE as bus master, or for CPU-initiated register transfers with the LANCE as bus slave. As the bus master on a DMA cycle, the LANCE first asserts an address on these lines during the address cycle, and latches it to the address latch. It then uses the lines for the transfer of data on the data cycle.
Bus Arbitration Signals	
High-level LANCE Hold (P) BLANKHLD L	Asserted by the LANCE when requesting access to the data/address bus. BLANKHLD asserts a bus request to the CPU but is held asserted for the entire transaction. When negated, it terminates the DMA cycle, releasing the bus.
Bus Grant Acknowledge (P) BLANK L	Asserted by the bus arbitrator in response to bus grant from the CPU.
LANCE Acknowledge (P) LHLDA H L	Grants bus access to the LANCE for a DMA transfer. LHLDA enables the tri-state outputs of the address latch, and asserts LANKDY to the LANCE to indicate that program RAM is ready to perform the transfer.

Table 8-23 LANCE Operating and Data/Address Bus Signals (Cont)

Signal Name	Description
<i>Asynchronous (Not a control signal)</i>	
LANCE Enable (PJK ENBLANCE L)	Asserted by the CPU to select the LANCE for a register transfer.
Reflected Address Latch Enable (PJK RALE H)	Asserted by the LANCE on the address cycle of a DMA transfer. RALE opens the address latch to receive bits <15:0> of the source address asserted on BUS DAI<15:0>. When negated, RALE closes the latch which holds the address asserted on BUS <A15:A0>.
Data Master (PJK DIAS L)	Bus Master. Asserted by the LANCE on the data cycle of a DMA transfer. While data asserted by the LANCE is stable on the high-to-low transition of DIAS. The LANCE clocks read data on the low-to-high transition of DIAS.
	Bus Slave. Received from the CPU on the data cycle of a CPU transfer. DIAS selects the LANCE register address part or register data part for the transfer, depending on the state of address bit BUS <A01>:
	BUS <A01> = 0 Register data part BUS <A01> = 1 Register address part
LANCE Read (PJK LANCHV L)	Bus Master. Asserted by LANCE on a DMA cycle. LANCHV indicates that LANCE is the program RAM to register data.
	Bus Slave. Asserted by the LANCE on a CPU transfer. LANCHV indicates that the LANCE has asserted read data on the data bus on low-to-high going data from the data bus.
Write (PJK WRITE L)	Indicates the bus operation is a read or write transfer with respect to the bus master.
	Write = Asserted low Read = Asserted high
	As bus master, the LANCE drives this signal on a DMA transfer. As bus slave, it receives the signal on a CPU transfer with a LANCE response.
Chipmaster Enable (Data Master) (BUS <15:1>, BUS <15:0>)	As bus master, the LANCE asserts these signals on a DMA transfer to specify the valid address for a read or write transfer.

Table 8-23. LANCE Operating and Data/Address Signals (Cont)

Signal Name

Description

BUS UDS	BUS LDS	Valid Data is on	
		DATA BUS <15:0>	DATA BUS <31:16>
0	0	0	0
1	1	1	1
2	2	2	2
3	3	3	3

0 = input, 1 = output

As the system starts, the LANCE signals start up and remain active.

There are two LANCE signals and are shown in the LANCE and the CPU in the first figure. They are indicated in the CPU logic, providing the following outputs:

Input	Output
DATA BUS 1	DATA BUS 1
DATA BUS 2	DATA BUS 2
DATA BUS 3	DATA BUS 3

LANCE Signals

As shown in the first figure, the signals are active for the entire duration of the LANCE signal. It is shown in the following figure.

Power Up Signal

Power

When the power is applied to the system, the LANCE signals are active and remain active until the power is removed from the system.

Power up (PUL) is the power up signal.

LANCE signals (PUL) are the power up signals from the first DART.

6.5.2.1 Features – The LANCE is a 10 MHz device that is optimized to perform the low-level Ethernet protocol. Its features include a 160 data buffer (SRAM) that allows it to perform: block-to-block transfers of up to eight data words with program RAM on a single DMA cycle.

After the CPU sets up and loads the LANCE control/status registers (UNRs), the LANCE performs a DMA block to program RAM to retrieve the initialize block containing the LANCE operating parameters. During operation, it retrieves the receive or transmit descriptor rings. The descriptor rings contain the memory data buffer parameters for transfers that take place between the Ethernet and program RAM through the LANCE.

6.5.2.2 DMA Transfers with Program RAM – The LANCE is the only device (other than the CPU) that gains access and uses the data/address bus as a bus master. It gains access to the bus through bus arbitration and performs a direct memory access (DMA) transfer with program RAM under the following procedures:

Bus arbitration cycle – The LANCE first arbitrates and gains access to the data/address bus through the following steps:

1. The LANCE asserts biffered LANCE hold (FJK BLANKHD L) on the bus, arbitrated when it asserts bus request (PJD BR L) to the CPU.
2. When the CPU can release the bus, it returns bus grant (PJA BR L) to the arbitrator.
3. When address strobe (PJA BLANK L) is deasserted by the CPU, the arbitrator returns bus grant acknowledge (PJD BACK L) to the CPU, which in turn, negates bus request (PJA BR L).
4. The arbitrator asserts LANCE hold acknowledge (PJD HLDA L) to the LANCE and negates bus request (PJD BR L) to the CPU.
5. When the LANCE completes the bus cycle, it negates FJK BLANKHD L and PJD BACK L, releasing the bus.

Address cycle – Having control of the bus, the LANCE performs the following events that select a program RAM interrupt:

1. It enables the tri-state data control output (HLE = WPT L, BUS L EN L, and BUS L EN L) with the current status for the transfer.
2. The LANCE enables its tri-state outputs to the data bus and enables the tri-state outputs of its address latch to the address bus.

3. It asserts a memory address on the data bus and on tri-state address bus bit < A16 > and opens the address latch by asserting buffered address latch enable (PJK BALE H).
4. It then deasserts buffered address latch enable (PJK BALE H), closing the address latch, and enables its tri-state outputs to the data bus, leaving the memory address asserted on the address bus.

Data cycle— The LANCE then performs the following events that transfer data with the selected program RAM location.

1. The LANCE defines the data cycle by asserting buffered data strobe (PJK BIAN L). For a write, it also enables its tri-state outputs and asserts data on the data bus.
2. It then deasserts buffered data strobe (PJK BIAN L). On a read, it also asserts data from the data bus.
3. It deasserts all of its tri-state outputs and returns them to the high-impedance (Hi-Z) state.
4. It asserts buffered LANCE hold (PJK BLAH L) to the bus arbiter, which negates bus grant acknowledge (FID BEACK L) and LANCE valid acknowledge (FID LVAL L), terminating the transaction.

6.5.2.3 Ethernet Operating Modes— The LANCE provides the following modes of operation on the Ethernet.

Transmit mode— In the transmit mode, the LANCE receives a DMA circle that receives a transmit descriptor ring from memory. Transmit DMA circles receive data from a transmit buffer in memory, and the LANCE shifts it out to the Ethernet system as serial data frame bytes.

As described in Section 1.5.5, the LANCE prefixes each data frame with a preamble pattern of alternating ones and zeros that allows receiving systems to locate and Manchester encode to synchronize. The LANCE calculates a 32-bit cyclic redundancy check (CRC) on the entire data frame and destination address, length, and type and data fields. It appends the final CRC value to the end of the data frame with multiple Manchester encoding. It provides an interframe gap of 9.6 μ s after the CRC.

On a collision, the LANCE suspends its data rate according to an exponential binary backoff algorithm contained in the network management software program.

Receive mode: When a collision is present on the Ethernet cable, the recovered preamble allows the LANCE receiver circuitry to isolate. The Manchester decoder synchronizes then produces the separate clock and data pulses from the encoded signal carrying the incoming data frame.

The LANCE calculates the CRC on the received source address and destination address fields, the data type and data fields, and the received CRC value. If the result of the calculation is not zero, an error bit is set in the LANCE, generating an interrupt to the CPU.

Received address modes: Each of the following modes compares the received destination address with a preselected value and determines whether the LANCE should accept or reject the incoming data frame.

- **Physical address mode:** The data frame is accepted when the destination address matches the server's Ethernet node address.
- **Broadcast address mode:** A destination address of all 1s specifies a broadcast address and the data frame is always accepted.
- **Logical address mode:** Accepts all data frames addressed to one type of device or set of devices. Addresses are selected for acceptance using a logical address filter as described in Section 5.5.5.

5.5.3 Register Address and Data Ports

The CPU selects the LANCE from the address bus as shown in Figure 5-4 (Section 5.5.1).

In the program, address bit *AD[0]* must be a 1 to select the LANCE byte for a word transfer. (As a bus slave, the LANCE can only be accessed on word boundaries.)

BUS <AD1> then selects either the register address port (RAPI) or the register data port (RDP) for a read or write transfer as follows:

- **Address 100000:** Selects the register address port (RAPI).
- **Address 100001:** Selects the register data port (RDP) and reads or writes the control status register (CSR) selected by the register address port (RAPI).

Figure 5-4 shows the register address port and control status register bit formats. Except for CSRs, the CSRs are read/write registers and are only accessible when the *AD[0]* bit is set in CSRs. CSRs are other bit functions that allow it to be accessed at any time during normal operation.




Figure 9-14 IASCT Register Address Port (RAP) and Control/Status Register (CSR) Bit Formats

9.5.3.1 Register Address Port (RAP) and Latch – With $BUS < \overline{A0} > = 0$, the CPU first loads the RAP register through the RAP.

The RAP is a latched input port that accepts the address asserted to its two low-order inputs (00) when $BUS < \overline{A0} > = 0$. When it changes, it latches and asserts bus $RAP < \overline{A0} >$ that select one of the four CSRs.

The RAP is a read-write register (all bits can be read or written by the program) and is cleared by reset. Except for control bits in 4 bits, the 4 bits are also read-write registers.

5.5.2.2 Control/Status Register 0 (CSRO) - With address bit <A01> on a 0, the CPU tests the CSR selected by the RAP register through the regular data port. All subsequent transactions take place with the selected CSR until the RAP value is changed.

CSRO contains the control and status bits described in Table 5-24. The functions described for each bit is true when the bit is set and the bits are handled by the operating program according to the following access definitions:

- **Read/Write** - The bit can be read. It can also be set or cleared by writing a 1 to it.
- **Read-Only** - The bit can only be read. (Writing a 1 or 0 has no effect.)
- **Read/Set** - The bit is read-only but can be set by writing a 1 to it. (Writing a 0 has no effect.)
- **Read/Clear** - The bit is read-only but can be cleared by writing a 1 to it. (Writing a 0 has no effect.)
- **Write-Only** - Writing a 1 to the bit initiates a LANCE function.

Except for bit <07> (the STOP bit), all register bits are cleared by setting the STOP bit or by asserting the reset input to the chip.

Table 5-24: Control/Status Register 0 (CSRO) Bit Functions

Bits	Name	Description	Bit Type
<15>	Error (EPR)	Asserts an OR summary of error bits <12-11>. Reads as a 0 when these bits are clear.	Read-Only
<14>	Babble (BABL)	Indicates a transmit timeout error. (The transmitter was enabled longer than necessary to send - maximum data frame length of 1518 bytes.)	Read/Clear
<13>	Collision Error (CERR)	Indicates that the Ethernet transceiver did not return the collision test signal (heartbeat) within 4 μ sec after completion of a normal transmission.	Read/Clear
<12>	Missed Frame (MISS)	Indicates that the receiver lost a data frame because it did not have receive buffer ownership, causing a NUI overflow.	Read/Clear

Table 6-24: Control/Status Register 0 (CSR0) Bit Functions (Cont)

Bit	Name	Description	Bit Type
<11>	Memory Error (MEMR)	Indicates that the LANCE did not receive LANRDY within 25.6 μ sec after it asserted an address on the data bus.	Read/Clear
<10>	Receive Interrupt (RINT)	Set after the LANCE updates an entry in the receive descriptor ring.	Read/Clear
<09>	Transmit Interrupt (TINT)	Set after the LANCE updates an entry in the transmit descriptor ring.	Read/Clear
<08>	Initialize Done (IDON)	Indicates that the LANCE has read the initialization block and stored the parameters.	Read/Clear
<07>	Interrupt (INTR)	An OR summary of error and status bits <11:12>.	Read Only
<06>	Interrupt Enable (INEA)	Asserts LANINT when bit <07> is set.	Read/Write
<05>	Receive On (RXON)	Indicates that the receiver is enabled. Reads as a 1 when bit <08> (IDON) is set if mode register bit <01> (DRXEN) is 0. Cleared by bit <01> (INTR) and reads as a 0 until STRT is set. Also cleared by the setting of bit <11> (MEMR).	Read Only
<04>	Transmit On (TXON)	Indicates that the transmitter is enabled. Set when bit <08> (IDON) is set if mode register bit <01> (DTXEN) is a 0. Cleared by bit <01> (INTR) and reads as a 0 until STRT is set. Also cleared by the setting of bit <11> (MEMR) or by the setting of bits <14> or <15> in transmit message descriptor's number, from offset of 0 to 63.	Read Only
<00>	Transmit Demand (TXMD)	Setting this bit causes the LANCE to remove the transmit descriptor ring from memory without waiting for the polltime interval.	Write Only

Table 5-24: Control/Status Register 0 (CSR0) Bit Functions (Cont)

Bits	Name	Description	Bit Type
<02>	Stop (STOP)	Setting this bit causes the LANCE to halt all activity and clear its internal logic (as if a reset).	Read/Not
		Also set by reset and cleared by the setting of bit <01> (STRT) or bit <00> (INIT).	
<01>	Start (STRT)	Setting this bit enables the LANCE to perform DMA transfers.	Read/Not
<00>	Initiate (INIT)	Setting this bit causes the LANCE to access the initiate block and execute the initialization procedure.	Read/Not

5.5.3.3 Control/Status Register 1 (CSR1) – CSR1 <15:01> store the lower bits of the first initiator block address as described in Table 5-25

Table 5-25: Control/Status Register 1 (CSR1) Bit Functions

Bits	Name	Description
<15:01>	Initiator Address (ADDR)	At the beginning of a DMA address cycle, the LANCE inserts an address on the INITiator bus and checks it to the address latch.
<00>	Must Be Zero (MBZ)	Unused and must be zero.

5.5.3.4 Control/Status Register 2 (CSR2) – CSR2<17:00> store the upper bits of the first control register address as described in Table 5-26.

Table 5-26: Control/Status Register 2 (CSR2) Bit Functions

Bits	Name	Description
<15:00>		Reserved
<16:00>	Initiator Address (IAIR<16:0>)	On a DMA address cycle, the LANCE initiates an address described on BUS <A23:16> (On IAIR<16> is used in the OFC server 100).

5.5.3.5 Control/Status Register 3 (CSR3) – CSR3 controls the byte swap function and some chip output pin definitions as described in Table 5-27.

NOTE

CSR1, CSR2, and CSR3 can only be read when the STOP bit in CSR0 is set. They must also be initialized after a reset or sleep operation.

Table 5-27: Control/Status Register 3 (CSR3) Bit Functions

Bits	Name	Description												
<15:00>		Reserved												
<02:02>	Byte swap (BSWP)	Set for a data buffer that starts on an odd byte address. Data bits <15:00> are swapped with bits <07:00> on a DMA transfer.												
<01:01>	ALE Control (ACON)	Defines the asserted state of LANCE Address Line Enable (LANALE) from pin 15. ACON = 0 ALE is asserted by hardware. ACON = 1 ALE is asserted low.												
<00:00>	Byte Control (BCON)	Defines the Hold, Upgrate, and Latch Data inputs outputs from the following pins: <table><tr><td></td><td>Pin 17</td><td>Pin 16</td><td>Pin 15</td></tr><tr><td>BCON = 0</td><td>LATCH</td><td>HUSUP</td><td>HUSUP (input)</td></tr><tr><td>BCON = 1</td><td>HUSACK</td><td>BYTE</td><td>HUSHQ</td></tr></table>		Pin 17	Pin 16	Pin 15	BCON = 0	LATCH	HUSUP	HUSUP (input)	BCON = 1	HUSACK	BYTE	HUSHQ
	Pin 17	Pin 16	Pin 15											
BCON = 0	LATCH	HUSUP	HUSUP (input)											
BCON = 1	HUSACK	BYTE	HUSHQ											

5.3.4 Buffer Management Protocol

The LAT operating software maintains data buffer areas in memory for the temporary storage of Ethernet data that passes through the LANCE. It also maintains tables in memory which the LANCE retrieves (under DMA transfers) and uses to access the data buffers (under DMA transfers):

The LANCE buffer management protocol uses the following table structures in managing the data table and buffer areas in memory:

- **Data buffers** - The receive and transmit data buffers occupy contiguous memory space and may start on arbitrary byte boundaries.
- **Initiator block** - The initiator block is a table in memory that stores the LANCE operating mode, the addressing parameters, and the pointers to the base addresses for the receive and transmit descriptor rings. The initiator block starts on a word (two-byte) boundary.
- **Descriptor rings** - The receive and transmit descriptor rings are tables in memory that the LANCE uses to access the receive and transmit data buffers in memory. Each descriptor ring consists of at least one entry and starts on a quadword (eight-byte) boundary.

The descriptor rings provide the information path between the LANCE and the operating program for filling or emptying a data buffer in memory.

- **Message descriptors** - Each descriptor ring entry consists of four words called message descriptors. These supply the following information to access one buffer:

Points to the base address of the buffer

Specifies the length of the buffer

Specifies how the data frame is to be processed

Specifies LANCE action on an error or change in status

Multiple entries are required when a transfer exceeds the size of the buffer in memory. (Multiple data frame transmissions are required for transfers that exceed the maximum data frame length.)

Server operations begin when the operating program sets the LANCE manager (INIT) bit in the LAT. The LANCE retrieves the initiator block from memory starting at the address specified in (ISR) and (NSR) and stores the information in its internal parameter registers. It can then begin transfer operations when the operating program assembles the receive and transmit descriptor rings in memory.

5.5.5 Immediate Stack

The immediate stack consists of four 16-bit words in memory, starting at a word (two-bytes) hex address as shown in Figure 5-15.




Figure 5-15 LANCE Immediate Stack Format

The server software assembles the message block before installing the LAN/E. When installed, the LAN/E performs a DMA cycle that retrieves the following operating parameters from the initiator block and stores them in its internal registers:

- Mode (MODE) - 1 word
- Physical Address (PAIR) - 1 word
- Logical Address Filter (LADF) - 4 words
- Receive Descriptor Ring Address (RDRA) - 2 words
- Transmit Descriptor Ring Address (TDRA) - 2 words

Station addressing - The LAN/E uses the physical address (PAIR) register and logical address filter (LADF) register to determine whether to accept or reject incoming data frames.

- Physical address - If the first bit of the incoming destination address is a 0, the incoming address is physical. If the address matches the contents of the PAIR register, the data frame is accepted.
- Broadcast address - The first bit must be a 1 for the broadcast address decoder or logical address filter to be enabled. A destination address of all 1s is the broadcast address and the data frame is always accepted.
- Logical address - For all other address codes with the first bit set to 1, data frames are accepted according to the LADF register. This is an adjustable filter that requires the operating software to do the final filtering.

When all 48 bits of the incoming address have passed through the CRC circuitry, the six high-order bits of the resulting 32-bit CRC are checked in a register that selects one of 64 bit positions in the LADF register. If the selected filter bit is a 1, the data frame is accepted.

If the LADF is off, all incoming logical addresses are rejected except for the broadcast address.

Minimum data frame length - An incoming message must have a byte count of at least 64 bytes to be considered a valid data frame. Otherwise, the LAN/E does not update the receive message descriptor pointing to the buffer. The contents are saved for the next data frame.

6.4.5.1 Mode (MODE) Register - MMR0 = 1A00H are clear during normal operation. They allow the LANTE operating parameters to be changed for maintenance functions as shown in Table 6-28.

Table 6-28 Mode (MODE) Register Bit Functions

Bit	Name	Description
15	Transmit FROM	With PRSTH set, the LANTE asserts an incoming data frame register error of the destination address.
14		Reserved
13	Internal Loopback (INTL)	Valid only if the CPU MMR0 is set INTL clears the LANTE loopback path. INTL = 0 External loopback INTL = 1 Internal loopback With INTL set, the data frame error is limited to the on-byte error. The error data is 10 bytes long if the destination is 10 bytes of 0H or 01H.
12	Receive Error (RETRY)	When set, the LANTE attempts with new transmission. A collision on the first attempt sets error code (RETRY) to 100H and causes message descriptor = (100H).
11	Transmit Error (TXERR)	Valid only if the transmit register error (TXERR) is set. The LANTE asserts an incoming data frame register error (TXERR) to 100H and causes message descriptor = (100H).
10	Receive Error (RXERR)	Valid only if the receive register error (RXERR) is set. The LANTE asserts an incoming data frame register error (RXERR) to 100H and causes message descriptor = (100H).
9	Transmit Error (TXERR)	With TXERR clear, the transmitter generates the (TXERR) and appends it to the data frame. On a transmit test with TXERR clear, the receiver reports error (TXERR) to 100H if a transmit error is detected by the program. With TXERR set, the (TXERR) flag is used by the receiver. On a transmit test with TXERR set, the program generates and appends the (TXERR). The receiver (TXERR) flag is set if a transmit error is detected by the program.

Table 5-28 Mode (MODE) Register Bit Functions (Cont.)

Bit	Name	Description
<00>	Loopback (LXBR)	sets the LAN/E operation to full duplex mode for loopback purposes. Because of the 64-byte maximum on an Ethernet data frame, the maximum data frame size is limited. The LAN/E sends out the entire message to the full before transmitting it. The incoming data before the outgoing data and is not passed to memory until the transmission is complete. (Data checking is not possible in this mode.)
<01>	Disable Transmitter (DTX)	When set, disables LAN/E transmit operation. When set, TXEN bit <10> (TXEN) is also disabled and transmit attempts are not attempted.
<02>	Disable Receiver (DRX)	When set, disables LAN/E receive operation. When set, RXEN bit <03> (RXEN) is also disabled and all incoming data frames are rejected.

5.5.5.2 Physical Address (PAADR) Register - PAADR <47:00> store the physical address of the network node address that was assembled from the PA PHOM PADE (0000) must be 0.

5.5.5.3 Logical Address Filter (LADR) Register - LADR <63:00> sets a 64-bit mask that is used to accept or reject logical addresses.

5.5.5.4 Receive Descriptor Ring Address (RDRA) Register - RDRA <31:00> has the same functions described in Table 5-29.

Table 6-29 Receive Descriptor Ring Address (RDRA) Register Bit Functions

Bit	Meaning	Description
<1:28>	Receive Ring Length (RLRN) <28:0>	The above high-order bits specify the number of receive descriptors ring entries as a power of two.
	RLRN Bits <2:0>	Number of Entries
	0	1
	1	2
	2	4
	3	8
	4	16
	5	32
	6	64
	7	128
<29:31>		Reserved
<32:33>	Receive Ring Address (RDRA) <32:0>	Specifies the receive descriptor ring base address.
<34:35>	Value on Zero (VZ) <34:35>	Receive descriptor ring 0VZ bits are undefined at zero. (RDRA[34:35])

5.5.5.6 **Transmit Descriptor Ring Address (TDRA) Register - TDRA <31:0>** have the bit functions described in Table 5-30.

Table 5-30 Transmit Descriptor Ring Address (TDRA) Register Bit Functions

Bit	Symbol	Description																		
TDRA[31:29]	Transmit Ring Length (TRANGLD)	The three high-order bits specify the number of transmit descriptor ring entries as a power of two.																		
<table><tr><th>TDRA Bits</th><th>Number of Entries</th></tr><tr><th colspan="2"><2:0></th></tr><tr><td>0</td><td>2</td></tr><tr><td>1</td><td>4</td></tr><tr><td>2</td><td>8</td></tr><tr><td>3</td><td>16</td></tr><tr><td>4</td><td>32</td></tr><tr><td>5</td><td>64</td></tr><tr><td>6</td><td>128</td></tr></table>			TDRA Bits	Number of Entries	<2:0>		0	2	1	4	2	8	3	16	4	32	5	64	6	128
TDRA Bits	Number of Entries																			
<2:0>																				
0	2																			
1	4																			
2	8																			
3	16																			
4	32																			
5	64																			
6	128																			
TDRA[28]	TDRAEN	Descriptor Enable																		
TDRA[27]	Transmit Ring Address (TDRA) - TDRA[26:0]	Specifies the transmit descriptor ring base address.																		
TDRA[26]	Max. Tx Queue (MTX)	Transmit descriptor ring size expressed as a power of two.																		

5.5.6 Receive Descriptor Ring

A receive descriptor ring consists of at least one entry in memory in the format shown in Figure 5-16. Each entry points to a receive data buffer and defines how the data is to be received.




Figure 5-10 LANCE Receive Descriptor Ring Entry

Each entry consists of four words called receive message descriptors (RMDs) and is organized on a quadword (single-byte) boundary. The following table describes the bit functions for each descriptor.

- Receive Message Descriptor 0 (RMD0) is described in Table 5-31.
- Receive Message Descriptor 1 (RMD1) is described in Table 5-32.
- Receive Message Descriptor 2 (RMD2) is described in Table 5-33.
- Receive Message Descriptor 3 (RMD3) is described in Table 5-34.

Table 5-31 Receive Message Descriptor 0 (RMD0) Bit Functions

Bits	Name	Description
0-15 (16 bits)	Low Address (LAWC (16 bits))	Contains the low-order 16-bit address bits for the receive data buffer selected in this descriptor ring entry. Written by the program and is not changed by the LANCE.

Table 8-32 Receive Message Descriptor 1 (RMD1) Bit Functions

Bits	Items	Description
<15>	Ownership (OWN)	Indicates the ownership of this entry. 0 = Owned by the server software 1 = Owned by the LANCE The LANCE clears the OWN bit after filling the receive data buffer. The program sets it after reading the data (emptying the buffer). Buffer ownership can only be given up; it can not be taken. NOTE The following status bits <14:00> are set by the LANCE and are cleared by the program.
<14>	Error (ERR)	An OR summary of error status bits <13:10>
<13>	Framing Error (FRAM)	Indicates that the received data frame contains both a framing error (multiple bad length bits) and a CRC error.
<12>	Overflow (OFLD)	Indicates that a part of the received data frame was lost because the LANCE was not able to access the buffer and store the data before the SIO buffer overflowed.
<11>	Cyclic Redundancy Check (CRC)	Indicates that a CRC error was detected on the received data frame.
<10>	Buffer Error (BUFF)	Indicates that the LANCE has used all allocated buffers or did not acquire the next entry status in time while chaining a received data frame. (OFLD) is also set because the LANCE always tries to acquire the next buffer until the SIO overflowed.

Table 6-32: Receive Message Descriptor 1 (RMD1) Bit Functions (Cont)

Bits	Name	Description
<09>	Start of Frame (STF)	Indicates that this entry contains the pointer to the first data buffer for the frame. (Used when changing the data buffers.)
<08>	End of Frame (ENF)	Indicates that this entry contains the pointer to the last data buffer for the frame. (Used when changing the data buffers.)
		With STF and ENF both set at the same entry, the data frame fits into one buffer and no changing is in effect.
<07:00>	High Address (HADR <07:00>)	Contains the high-order byte address bits for for the receive data buffers used by this entry. It is written by the program and is not changed by the LANCE.

Table 6-33: Receive Message Descriptor 2 (RMD2) Bit Functions

Bits	Name	Description
<15:12>	Start of Queue (SQRT)	This field is written by the program and is not changed by the LANCE.
<11:00>	Buffer Byte Count (BUNT <11:00>)	Receive buffer length in bytes. BUNT is written by the program and is not changed by the LANCE.

Table 6-34: Receive Message Descriptor 3 (RMD3) Bit Functions

Bits	Name	Description
<15:12>		Reserved and read as zero.
<11:00>	Message Byte Count (MUNT <11:00>)	Receive message length in bytes. MUNT is written by the LANCE and is read by the program. It is valid only when RMD3 bit 0 (ERRH) is clear and bit 1 (ENET) is set.

5.5.7 Transmit Descriptor Ring

A transmit descriptor ring consists of at least one entry in memory in the format shown in Figure 5-17. Each entry points to a transmit data buffer and defines how the data is to be handled.




Figure 5-17 LANCE Transmit Descriptor Ring Entry

Each entry consists of four words called transmit message descriptors (TMDs) and is accessed on a quadword (eight byte) boundary. The following tables describe the bit functions for each descriptor.

- Transmit Message Descriptor 0 (TMD0) is described in Table 5-15.
- Transmit Message Descriptor 1 (TMD1) is described in Table 5-16.
- Transmit Message Descriptor 2 (TMD2) is described in Table 5-17.
- Transmit Message Descriptor 3 (TMD3) is described in Table 5-18.

Table 5-25: Transmit Message Descriptor 0 (TMD0) Bit Functions

Bits	Name	Description
<15:00>	Low Address (LADR<15:00>)	Contains the low-order 16-bit address bits for the transmit data buffer area selected by this entry. (Written by the program and not changed by the LANCE.)

Table 5-26: Transmit Message Descriptor 1 (TMD1) Bit Functions

Bits	Name	Description
<15>	Ownership (OWN)	Indicates the current ownership of the entry. 0 = Owned by the server software 1 = Owned by the LANCE The program sets the OWN bit after filling the transmit data buffer. The LANCE clears it after transmitting the data (emptying the buffer). Buffer ownership can only be given up and cannot be taken.
NOTE The following status bits are owned by the LANCE and are cleared by the program:		
<14>	Error (ERR)	An OR summary of TMD1 status bits (LERR, LFLR, LFLR, and RTRV) used by the LANCE and cleared by the program.
<13>	Reserved	The LANCE writes this bit as a zero.
<12>	More Retries (MORE)	Indicates that more than one retry was necessary to transmit the data frame.
<11>	One Retry (ONE)	Indicates that the transmission completed successfully on only one retry.
<10>	Deferred (DEF)	Indicates that the LANCE has deferred transmission because of existing Ethernet traffic. (The current priority input was asserted.)

Table 5-36 Transmit Message Descriptor 1 (TMD1) Bit Functions (Cont)

Bit	Name	Description
<0>	Start of Frame (STF)	Indicates that this entry contains the pointer to the first data buffer for the frame (used when chaining the buffers).
<6>	End of Frame (ENF)	Indicates that this entry contains the pointer to the last data buffer for the frame (used when chaining the buffers).
		With STF and ENF both set in the same entry, the data frame fits into one buffer and no chaining is in effect.
<07:00>	High Address (MAHR <07:00>)	Contains the high-order base address bits for the transmit data buffer area selected by this entry (written by the program and not changed by the LANCE).

Table 5-37 Transmit Message Descriptor 2 (TMD2) Bit Functions

Bit	Name	Description
<15:12>	Must be One (MBO)	This field is written by the program and is not changed by the LANCE.
<11:00>	Buffer Base Count (BBN <11:00>)	Transmit buffer length in bytes. The two's complement of the MBO value is written by the program and is not changed by the LANCE.

Table 6-28 Transmit Message Descriptor 3 (TMD3) Bit Functions

Bits	Name	Description
0100	Buffer Error (BLFE)	Set on a transmission where the ENF flag (TMD2 bit 0001) is set and for the current buffer and the LANCE does not own the next buffer. (FLAY is also set because the LANCE attempts to read another data until the NRD is empty.)
0101	Carryover Error (CFLH)	Indicates that data was lost because the NRD emptied before the end of the data buffer and further data was not recovered in time.
0110	Reserved	The LANCE writes this bit as a zero.
NOTE Bits 0101, 0110, 0111 are set by the LANCE and are cleared by the program.		
0111	Link Error (LINK)	Indicates that a collision occurred after the preamble signaled the start. A retry is not attempted.
0112	Loss of Carrier (LACK)	Indicates that the carrier presence signal dropped during a LANCE-initiated transmission. A retry is not attempted.
0113	Retry Error (RTRY)	Indicates that the LANCE made 16 transmit buffer attempts or transmit because of collisions. With (RTRY) set, the register bit 0101 in the transmit board (RTR) is set after one more transmit attempt.
0114-0115	Time Exceeded Retransmission (TIME-OUT)	Counts the LANCE transmit checks from the start of a transmission to a collision detection. The resulting value is useful in determining the approximate distance to a fault on the Ethernet twisted pair but is only valid if RTRY is set.

[illegible]

CHAPTER 6

1
 2
 3
 4
 5
 6
 7
 8
 9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
 100
 101
 102
 103
 104
 105
 106
 107
 108
 109
 110
 111
 112
 113
 114
 115
 116
 117
 118
 119
 120
 121
 122
 123
 124
 125
 126
 127
 128
 129
 130
 131
 132
 133
 134
 135
 136
 137
 138
 139
 140
 141
 142
 143
 144
 145
 146
 147
 148
 149
 150
 151
 152
 153
 154
 155
 156
 157
 158
 159
 160
 161
 162
 163
 164
 165
 166
 167
 168
 169
 170
 171
 172
 173
 174
 175
 176
 177
 178
 179
 180
 181
 182
 183
 184
 185
 186
 187
 188
 189
 190
 191
 192
 193
 194
 195
 196
 197
 198
 199
 200
 201
 202
 203
 204
 205
 206
 207
 208
 209
 210
 211
 212
 213
 214
 215
 216
 217
 218
 219
 220
 221
 222
 223
 224
 225
 226
 227
 228
 229
 230
 231
 232
 233
 234
 235
 236
 237
 238
 239
 240
 241
 242
 243
 244
 245
 246
 247
 248
 249
 250
 251
 252
 253
 254
 255
 256
 257
 258
 259
 260
 261
 262
 263
 264
 265
 266
 267
 268
 269
 270
 271
 272
 273
 274
 275
 276
 277
 278
 279
 280
 281
 282
 283
 284
 285
 286
 287
 288
 289
 290
 291
 292
 293
 294
 295
 296
 297
 298
 299
 300
 301
 302
 303
 304
 305
 306
 307
 308
 309
 310
 311
 312
 313
 314
 315
 316
 317
 318
 319
 320
 321
 322
 323
 324
 325
 326
 327
 328
 329
 330
 331
 332
 333
 334
 335
 336
 337
 338
 339
 340
 341
 342
 343
 344
 345
 346
 347
 348
 349
 350
 351
 352
 353
 354
 355
 356
 357
 358
 359
 360
 361
 362
 363
 364
 365
 366
 367
 368
 369
 370
 371
 372
 373
 374
 375
 376
 377
 378
 379
 380
 381
 382
 383
 384
 385
 386
 387
 388
 389
 390
 391
 392
 393
 394
 395
 396
 397
 398
 399
 400
 401
 402
 403
 404
 405
 406
 407
 408
 409
 410
 411
 412
 413
 414
 415
 416
 417
 418
 419
 420
 421
 422
 423
 424
 425
 426
 427
 428
 429
 430
 431
 432
 433
 434
 435
 436
 437
 438
 439
 440
 441
 442
 443
 444
 445
 446
 447
 448
 449
 450
 451
 452
 453
 454
 455
 456
 457
 458
 459
 460
 461
 462
 463
 464
 465
 466
 467
 468
 469
 470
 471
 472
 473
 474
 475
 476
 477
 478
 479
 480
 481
 482
 483
 484
 485
 486
 487
 488
 489
 490
 491
 492
 493
 494
 495
 496
 497
 498
 499
 500
 501
 502
 503
 504
 505
 506
 507
 508
 509
 510
 511
 512
 513
 514
 515
 516
 517
 518
 519
 520
 521
 522
 523
 524
 525

6 Hardware Description

6.1 General

The DECserver 100 Terminal Server is a stand-alone communications device. Table-top mounted, it requires a minimum of 6 inches clearance on all sides for proper ventilation, with sufficient clearance in the back for cable and service access.

For site preparation and installation information, refer to the *DECserver 100 Terminal Server Site Preparation/Hardware Installation Guide*.

6.2 Features

6.2.1 Hardware Options

The DECserver 100 and its supporting hardware are available under the option designations listed in Table 6.1.

Table 6-1 DECserver 100 Hardware Options

Option	Designation
DECserver 100 Terminal Server (100 120 Vac)	DSRVA-AA
DECserver 100 Terminal Server (220 240 Vac)	DSRYA-AP
DECserver 100 Country Kits	
U.S.A. and Canada (English)	DSRVK-AA
Canada (French)	DSRVK-AC
United Kingdom	DSRVK-AE
Germany	DSRVK-AG
Japan	DSRVK-AJ
France	DSRVK-AP
Spain	DSRVK-AS
Australia and New Zealand	DSRVK-AZ
Etherpack Connector	DEA1K
Ethernet Loopback Connector	H1000
Terminal Emulation & Compression	

8.2.2 Approved Terminals

The Digital Equipment Corporation terminals listed in Table 8-2 are supported by the terminal server at transfer speeds up to 19200 baud in the interactive terminal mode and up to 9600 baud in flow-controlled block mode or file transfer mode.

Table 8-2: Approved DIGITAL Terminals

Hardcopy Terminals

LA10, LA100, LA1000
LA120, LA150
LA34, LA36, LA38

Video Display Terminals

VT30, VT32, VT32x, VT34 or VT35 mode
VT100, VT101, VT102, VT120, VT131,
VT220, VT240, VT241

Intelligent Terminals/Personal Computers

QRT or VT100 or VT100 mode
RAINBOW 100, DECmate II,
PRIME 115, 115/120 or VT100 emulation mode

8.2.3 Rear Panel Elements

Table 8-3 describes the functions of the LED indicator, cable connectors and switches located on the rear panel. Refer to Chapter 3 for information on the possible error conditions signalled by the LED indicator.

Table 4-3. New Panel Element Functions

Signal	Function
LED Indicator Ready	
ON	The self test sets the indicator to the on state if it successfully passed all diagnostic tests. It then calls the initiative program to request a downlink load of the LAI operating software from a Phase IV DTKC net host.
	If the load is successful, the LAI operating software (the correct software for the net) and the server is reprogrammed.
Blinking	If the self test detects one or more potential diagnostic errors, it sets the indicator to the blinking state, then calls the initiative program and attempts to reinitiate operations. The load of the correct software may elude for a number of attempts before operations.
OFF	If power is applied and the self test detects any fatal errors, it leaves the indicator in the off state and quits. The server does not attempt to load.
Hardware Factory Settings	
Resettable	At power up, the 68000 address in the on-board memory set default parameters as described in Chapter 1, Section 1.1.
At Power Load Navigation	Accepts the address word. A constant address pointer is included in the memory. At 00000000.
At Voltage sense hardware	Power up - 12VDC monitoring. At the 12VDC & 5VDC sense pins on the connector on the 12VDC & 5VDC.
At Line Sense Monitor	The 12VDC & 5VDC sense pins on the 12VDC & 5VDC sense pins. The 12VDC & 5VDC sense pins on the 12VDC & 5VDC sense pins.
Transceiver cable connector	Accepts the transceiver cable connector. The other end of the cable plugs into an Hewlett-Packard 12VDC & 5VDC sense pins on the 12VDC & 5VDC sense pins.
Terminal Connector	Each connector accepts an 12VDC & 5VDC sense pins on the 12VDC & 5VDC sense pins.

4.3 Specifics

The forecast lever market and power supply, are presented in table 2. The forecast is based on the assumption that power demand will be constant (K) during the year. The year is presented in a table 3.

6.3.1 Physical Specifications

Figure 6-1 shows the terminal server's dimensions. Table 6-4 lists the dimensions and weight.




Figure 6-1: OffServ 100 Terminal Server Dimensions

Table 6-4 Physical Specifications

Item	Dimensions and Weight
Width	20.0 in (50.8 cm)
Depth	10.0 in (25.4 cm)
Height	1.7 in (4.3 cm)
Weight	4.5 lb (2.0 kg)

[illegible]

Table 6 → sets the **URL** server for a networked spreadsheet.

Table 6-5. Electrical Specifications

[illegible]

6.4 Data Cable Connectors

6.4.1 Terminal Connector Pin Assignments

Table 6-6 lists the pin assignments for each of the 25-pin D-subminiature (DB-25) terminal connectors on the back of the terminal server.

Table 6-6: Terminal Connector Pin Assignments

Pin No.	Signal	Function
1	TXP	Transmit (TX)
2	TXN	Transmit (TX)
3	TXP	Transmit (TX)

6.4.2 Ethernet Transceiver Connector Pin Assignments

The Ethernet transceiver cable connector has twisted pairs (three differential twisted pairs and one power pair) that are separately shielded inside a shielded outer cover.

The pin assignments for the 15-pin Ethernet transceiver cable connector are listed in Table 6-7.

Table 8-7 Ethernet Transceiver Connector Pin Assignments

Pin No.	Signal	Function
1	PIN 10/VE CABLE SHIELD (1)	Cable shield shield to signal ground
2	PIN COLL L	Collision pin (output 1)
3	PIN COLL H	Collision pin (output 2)
4	PIN TX DATA L	Transmit data (1)
5	PIN TX DATA H	Transmit data (2)
6	PIN RX DATA L	Receive data (1)
7	PIN RX DATA H	Receive data (2)
10	+12V	+12 V supply to transceiver
11	+12V RET	+12 V return to signal ground

8.5 Data Cables

8.5.1 Terminal Connector Cables

Table 8-8 lists the available types and lengths of terminal connector cables. These are standard cables with straight through RS-232-C end connectors.

- The RS-232C null modem cable is used for direct connection to a local terminal.
- The RS-232C terminal cable connects the terminal server to a null-modem cable from an existing terminal.

Table 6-8. Terminal Connector Cables

Description	Part Number
Null-Medium Cables	
10 m (33 ft)	HC 22B-10
7.6 m (25 ft)	HC 22B-25
10.7 m (35 ft)	HC 22B-35
13.7 m (45 ft)	HC 22B-45
22.9 m (75 ft)	HC 22B-75
30.7 m (100 ft)	HC 22B-100

Attachment Cables

1 m (33 ft)	HC 22E-10
1.7 m (5.6 ft)	HC 22E-17
1.8 m (5.9 ft)	HC 22E-18
10.7 m (35 ft)	HC 22E-35
13.7 m (45 ft)	HC 22E-45
22.9 m (75 ft)	HC 22E-75
30.7 m (100 ft)	HC 22E-100

6.4.2 Ethernet Transceiver Connector Cables

Table 6-9 lists the available types and lengths of Ethernet Transceiver connector cables.

- Cables are available with PVC or Teflon™ insulation and with straight-through or right-angle end connectors.
- Teflon-insulated cables must be used in environmental air spaces, such as air-return plenums.
- Office cables are PVC insulated but are smaller in diameter and more flexible for use in office areas.

Copyright © 2000 by Cisco Systems, Inc. All rights reserved.

This document is a copyrighted work of Cisco Systems, Inc. (1999-2000).

Table 6-9 Ethanol-Terminated Connector Cables

Description

Part Number

Straight through connectors, F11 standard

3 m (10 ft) 100-ohm
19 m (62 ft) 100-ohm
20 m (66 ft) 100-ohm

ENVEIA-01
ENVEIA-10
ENVEIA-20

Right-angle connectors, F11 standard

3 m (10 ft) 100-ohm
19 m (62 ft) 100-ohm
20 m (66 ft) 100-ohm

ENVEIB-01
ENVEIB-10
ENVEIB-20

Straight through connectors, Teflon standard

3 m (10 ft) 100-ohm
19 m (62 ft) 100-ohm
20 m (66 ft) 100-ohm

ENVEIA-01
ENVEIA-10
ENVEIA-20

Right-angle connectors, Teflon standard

3 m (10 ft) 100-ohm
19 m (62 ft) 100-ohm
20 m (66 ft) 100-ohm

ENVEIB-01
ENVEIB-10
ENVEIB-20

Right-angle connectors, Teflon standard

3 m (10 ft) 100-ohm
19 m (62 ft) 100-ohm

ENVEIA-01
ENVEIA-10

Right-angle, right-angle connectors

3 m (10 ft) 100-ohm
19 m (62 ft) 100-ohm

ENVEIA-01
ENVEIA-10

Index

A

Addressing, Forwarded Server, 5-14 - 5-24
 address space under 1033, 4-5, 4-6
 decoder, 5-17
 DART registers, 4-6, 5-14, 5-19, 5-26
 EEPROM, 5-24
 LANCE registers, 4-4, 5-14, 5-19
 PAL, 5-17, 5-18
 PA PROM, 5-24
 power up, 5-19
 program RAM, 5-20
 program ROM, 5-22
 selection, 5-19
 Application mode, 1-8
 block mode, 1-8
 interactive mode, 1-8
 Approved terminals, 6-1
 Arbitration bus, 5-10
 Assistance volunteers, 1-1, 1-2
 Auxiliary control register, DART, 5-26

B

Block mode, 1-8
 Broadcast address, 1-18
 Bus arbitration, 5-10
 Bus data address, 5-2, 5-4, 5-11, 5-22, 5-24
 5-43, 5-47

C

Cables and connectors
 see Hardware
 CCITT V.24/V.24B RS-232C, 5-21
 Central processor unit (CPU), 5-2, 5-8
 Channel-A and B, DART
 see Transmitted-received methods
 Checksum test, 1-10
 Circuit board, 5-14, 5-18
 Clear, 1-9
 Clock selective mode, DART, 5-16, 5-17
 Command registers, DART, 5-16, 5-19
 Commands, local mode
 see Local mode commands
 Commands, ODI
 see ODI
 Configuration, port, description, 1-14, 1-20
 control test (checksum), 1-10
 CPU, 5-2, 5-8
 CSMA/CD, 1-14
 Connecting to Ethernet, 1-1
 Connectors and cables
 see Hardware
 Control/status registers, LAN, 5-2, 5-20
 Control/status registers, (DART)
 see Interrupt control/status registers
 Cycle redundancy check (CRC), 1-11, 1-20

- interrupter mode, 1-8
- interface
 - Ethernet, 5-48 - 5-77
 - terminal, 5-25 - 5-48
- interrupts gap, 1-25, 1-26
- interrupt, 5-10 - 5-13
 - control, 5-10
 - CPI response, 5-12
 - CPI cycle, 5-13
 - vector, 5-13
- interrupt control counter-timer registers (ICR/CTCR), 5-44 - 5-45
 - auxiliary control register (ACR/CS-PC), 5-45
 - counter-timer registers (CTCR/CTLR), 5-47 - 5-48
 - counter-timer start-stop commands (CTSTR/CTSTP), 5-48
 - counter-timer range, 5-48
 - interrupt mask register (IMR), 5-47
 - interrupt status register (ISR), 5-45 - 5-47
- interrupt priority level (IPL), 5-7
 - operation, 5-7

K

- Keep alive timer, 2-8

L

- LANC, 5-1, 5-10, 5-21 - 5-28
 - address cycle, 5-56
 - buffer management, 5-64
 - bus arbitration cycle, 5-56
 - data cycle, 5-20, 5-57
 - features, 5-55
 - initialize block, 5-65 - 5-77
 - logical address filter, 5-68
 - operating modes, 5-57
 - receive, 5-58
 - receive descriptor ring, message descriptors, 5-70 - 5-73
 - register address port (RAP), 5-19, 5-59
 - register data port (RDP) and control status registers (CSR), 5-61 - 5-63
 - transfers with program RAM, 5-58
 - transmit, 5-57
 - transmit descriptor ring, message descriptors, 5-74 - 5-77

- LED indicator, 1-4, 6-2
- Load host environment, 1-2, 1-3, 1-7, 5-4, 5-7
- Local area controller for Ethernet (LANC), see LANCE
- Local area network (LAN), 1-2, 1-3
- Local area transport (LAT), 1-2, 1-3, 1-4
- Local mode, 1-7
 - commands, 1-8
 - entering commands, 1-12
 - message types, 1-10
 - operating conditions, 1-8, 1-9
 - system commands, 1-8, 1-11
 - terminal commands, 1-8, 1-10
- Logging in on the server, 1-8, 1-12
- Logical address filter, 5-68

M

- Manchester encoding, 1-24
- Manufacturing mode, 5-8
- Microcomputer logic, 5-1, 5-2 - 5-8
- Mode registers, DART, 5-29, 5-33 - 5-35
- Mode register, LANC, 5-67
- Mode server, 1-5 - 1-8
 - applications, 1-6
 - exam, 1-8
 - server, 1-7
- Motorola Incorporated, 1-1
- Mounting address, 1-26

N

- Network access, Ethernet, 5-24
- Network protocol, Ethernet, 1-24

O

- ODT, 4-1 - 4-13
- ODT, accessing terminal server address space, 4-3 - 4-6
- ODT breakpoints commands, 4-12 - 4-13
- ODT command functions, 4-2 - 4-4
 - command summary, 4-3 - 4-5
 - input errors, 4-3
- ODT CPU register commands, 4-8, 4-9
- ODT dump commands, 4-9 - 4-11

ODT, 4-1 - 4-13

- washing and entering, 4-1, 4-2
- hardware requirements, 4-1
- memory and device register commands, 4-6
- program control commands, 4-3, 4-4
- running programs under ODT, 4-11 - 4-13

Ongoing reliability test (OIRT), 4-1

Operating commands, LAT, 1-6

Operating modes, LAT, 1-6, 1-7

application modes, 1-6

local mode, 1-7

server mode, 1-7

Options, hardware, 1-1, 1-2, 6-1

Output port, IART,

see Input/output port registers

P

PAL, 2-1, 2-17, 2-18

PA PROMs, 2-7, 2-10, 2-24

Parameters, 1-3, 1-12, 6-3

Phase IV DECnet host, 1-3, 1-4

Physical address register, LANCE, 2-17

Physical specifications, 4-5

Pin assignments, connectors, 1-4, 1-5, 6-7, 6-8

Power up mode, self-test, 2-1, 2-2

Power up reset, 2-2

Power up sequence, 1-4

Procedures, 1-15, 1-26

Proxied local mode, 1-7

Program RAM, 1-3, 1-6, 2-1, 2-2

Program ROM, 1-7, 1-8, 2-1, 2-2

Programmable array logic,

see PAL

Provision type, 1-24, 1-25

R

RAM, program, 1-3, 1-6, 2-1, 2-2

Receive description ring message description,

see LANCE

Receive port, 1-20

Refresh timer, 1-21

ROM, program, 1-7, 1-8, 2-1, 2-2, 2-22

Reset, power up, 2-2

RS 232-C/TTY A, 1-6, 6-6

S

Self-test programs, 2-1 - 2-13

Self-test modes, 2-1 - 2-4

diagnostic modes, 2-10 - 2-12

error mode, 2-4

hard error types, 2-5, 2-7, 2-8

initiated mode, 2-2, 2-3

manufacturing mode, 2-4

power-up mode, 2-2

soft error types, 2-5

Serial interface adapter

see SIA

Server, terminal, 1-1

Server mode, 1-6, 1-7

SET command, ODT, 4-10, 4-12, 4-1

SIA, 3-49 - 3-51

Slot/difference time, 1-23

Soft error types, self-test, 2-4, 2-5

Software, 1-7

Source address, 1-23, 1-26

Specifications, 6-4 - 6-6

electrical, 6-6

physical, 6-5

Status message types, local mode, 1-16

Status registers, IART, 6-16

System commands, 1-3, 1-11

T

Terminal server, 1-1

addressing, see Addressing, terminal server

application mode, 1-8

Terminal cables, connectors,

see Hardware

Terminal commands, local mode, 1-8, 1-10

Tests, diagnostic, 1-3, 1-4

Timers, 1-8, 1-9

count, 1-9

keep alive, 1-8

refresh, 1-10, 1-11

scheduling, 1-10

Transfer rate cables, connectors,

see Hardware

Transceiver, Ethernet, 1-1, 1-10, 1-11, 1-12

Transmit port, 1-20

740000 - from register 740000

see LANCE

740000 - from register 740000

see LANCE

740000 - from register 740000

see LANCE

740000 - from register 740000

see LANCE

740000 - from register 740000

see LANCE

740000 - from register 740000

see LANCE

U

U - from register 740000

see LANCE

740000 - from register 740000

U - from register 740000

U



U - from register 740000

U

U - from register 740000

IMAGE EVALUATION
TEST TARGET (M1-3)

digital



BELL HOWELL

Imaging Systems Division

