



IMAGE EVALUATION
TEST TARGET (MT-3)

digital



BELL HOWELL

Publication Systems Division

PHOTODUPLICATION SERVICES CORPORATION
770 MARKET ROAD
P.O. BOX 338
WEBSTER, NEW YORK 14580
(716) 965 1600

DMF32

DMF32 Multi-Function Communications Interface Technical Description

Etch Revision E and Above
Volume 2

Prepared by Educational Services
of
Digital Equipment Corporation

1st Edition, June 1985

© Digital Equipment Corporation 1985
All Rights Reserved

The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this document.

Printed in U.S.A.

This document was set on a DIGITAL DECset Integrated Publishing System.

The following are trademarks of Digital Equipment Corporation:

DEC
DECmate
DECset
DECsystem-10
DECSYSTEM-20

DECUS
DECwriter
DIBOL
MASSEBUS
PDP
RFS
Professional
Rainbow

RSTS
RSX
UNIBUS
VAX
VMS
VT
Work Processor

CONTENTS

PREFACE

CHAPTER 1	INTRODUCTION	Page
1.1	SCOPE	1-1
1.2	DMF32 DOCUMENTATION	1-1
1.3	PHYSICAL DESCRIPTION	1-2
1.4	FUNCTIONAL DESCRIPTION	1-3
1.4.1	Asynchronous Multiplexer	1-3
1.4.2	Synchronous Interface	1-4
1.4.3	Line Print Controller	1-4
1.4.4	Parallel Interface	1-4
1.5	POWER-UP SELF TEST	1-4
1.6	CONTROL STATUS REGISTER (CSR) AND VECTOR ASSIGNMENTS	1-5
1.6.1	DMF32 CSR 0	1-6
1.6.2	DMF32 CSR 1	1-8
1.7	POWER SUPPLY REQUIREMENTS	1-8

CHAPTER 2 DMF32 HARDWARE OVERVIEW

2.1	INTRODUCTION	2-1
2.2	DMF32 MAJOR COMPONENTS	2-2
2.3	MICROWORD	2-8

CHAPTER 3 DETAILED DESCRIPTION

3.1	INTRODUCTION	3-1
3.1.1	UNIBUS Interface	3-1
3.1.2	DMF32 Intelligence	3-2
3.1.3	Local Store	3-3
3.1.4	Internal Bus	3-3
3.1.5	Slow Bus	3-5
3.2	UNIBUS Master Control Logic	3-6
3.2.1	Master Device Pre-Cycle Initiation	3-6
3.2.2	Master Device DATO(B) Cycle	3-11
3.2.3	DMF32 Master Device DATI(P) Cycle	3-13
3.3	UNIBUS INTERRUPT LOGIC	3-13
3.4	UNIBUS SLAVE I/O OPERATION	3-18
3.4.1	Slave Device Addressing	3-18
3.4.2	Slave DATO(B) Cycle	3-20
3.4.3	Slave DATI Cycle	3-20
3.4.4	Slave DATIP Cycle	3-22
3.5	TRAP LOGIC	3-22
3.5.1	Trap Control	3-22
3.5.2	Trap Addresses	3-23
3.5.3	The Trap Routine	3-23
3.6	MICROSEQUENCE LOGIC	3-26
3.6.1	Microsequence Control	3-26
3.6.2	Address Sense Selection	3-30
3.7	CONTROL STORE AND PARITY LOGIC	3-31
3.8	MASTER CLOCK	3-31

3.9	ARITHMETIC AND LOGICAL UNIT	3-34
3.9.1	ALU Functions	3-35
3.9.2	Shift Control	3-35
3.9.3	RAM and A/B Latches	3-37
3.9.4	ALU Source Operands	3-37
3.9.5	Source Operand Selection	3-37
3.9.6	ALU Destination	3-38
3.9.7	Condition Codes	3-38
3.10	LOCAL STORE CONTROL	3-39
3.10.1	Local Store Write	3-39
3.10.2	Local Store Read	3-39
3.10.3	Local Store Addressing	3-39
3.10.4	Special Local Store Read Instructions	3-39
3.11	REGULAR DISCRETE EXTERNAL REGISTERS	
	READ/WRITE CYCLES	3-42
3.11.1	Regular Discrete External Register Read	3-42
3.11.2	Regular Discrete External Register Write	3-48
3.12	SLOW READ/WRITE CYCLES	3-52
3.13	SLOW READ/WRITE CONTROL LOGIC	3-52
3.14	SLOW READ AND WRITE STATES	3-57
3.15	EIA/CCITT DRIVERS AND RECEIVERS	3-59
3.16	DR/LP DRIVERS AND RECEIVERS	3-59
3.16.1	DR/LP TTL Drivers	3-59
3.16.2	DR/LP TTL Receivers	3-59

INDEX

FIGURES

Figure No.	Title	Page
1-1	DMF 32 Components	1-2
1-2	CBS Address Map	1-5
2-1	DMF 32 Hardware Overview	2-4
2-2	Microword Bit Fields	2-9
3-1	DMF 32 Overview	3-2
3-2	UNIBUS Master Control Logic	3-9
3-3	Master Control FSM Flow	3-10
3-4	UNIBUS Interrupt Logic	3-14
3-5	Interrupt Control FSM Flow	3-15
3-6	UNIBUS Slave Control Logic	3-17
3-7	Slave Control FSM Flow	3-21
3-8	Trap Logic	3-24
3-9	Trap Control FSM States	3-26
3-10	Microsequence Logic	3-27
3-11	Control Store and Parity Logic	3-32
3-12	Master Clock	3-33
3-13	Arithmetic and Logic Unit	3-34
3-14	Local Store Control	3-40
3-15	Local Store Addressing	3-41
3-16	TX Data RAM Register Addressing	3-41
3-17	Regular Discrete External Register Read	3-43
3-18	Regular Discrete External Register Write	3-49
3-19	Slow Read/Write Logic	3-53
3-20	Slow Read/Write FSM Flow	3-58

TABLES

Table No.	Title	Page
1-1	DMP 32 Documentation	1-1
1-2	CSR 0 Bits <15:12> Device Codes	1-6
1-3	DMP 32 Device Selection	1-6
1-4	DMP 32 Floating Interrupt Vectors	1-7
1-5	CSR 1 Functions	1-8
2-1	Gate Array Logic Hardware Functions	2-2
2-2	Microword Bit Field	2-10
3-1	DAT0 Cycle Register Contents	3-6
3-2	DAT0B Cycle Register Contents	3-7
3-3	DAT1 Cycle Register Contents	3-7
3-4	DATIP-DAT0B Cycle Register Contents	3-8
3-5	Master Control FSM (E104) Truth Table	3-12
3-6	Interrupt Control FSM (E104) Truth Table	3-16
3-7	Slave I/O FSM (E104) Truth Table	3-19
3-8	Trap Control	3-22
3-9	Trap Control FSM Truth Table	3-25
3-10	Microsequence Control Inputs	3-28
3-11	COML MWR <2:0> H (Conditional Jump)	3-28
3-12	COML MWR <2:0> H (Non-conditional Jump)	3-29
3-13	Microsequence Control Truth Table	3-29
3-14	Microaddress Source Selection	3-30
3-15	PUP/PE Stack Operation Selection	3-30
3-16	ALU Function Selection	3-30
3-17	Shift Control (E104) Truth Table	3-36
3-18	Source Operand Selection	3-37
3-19	ALU Destination Codes	3-38
3-20	Condition Codes	3-38
3-21	Local Store Address Source Selection	3-41
3-22	Decoder (E80) Address Selection	3-44
3-23	DER Read Register Map	3-44
3-24	Pipelining COML MWR <18:17> H	3-44
3-25	Data Multiplexer Input Selections	3-45
3-26	Data Multiplexer Signal Inputs	3-46
3-27	Decoder (E81,E84,E118) Clock Selection	3-50
3-28	DER Write Register Map	3-50
3-29	Eight 3-Bit Registers (E95,E94,E82) Bcs	3-51
3-30	Required Timing Between Successive Slow Read and Writes	3-54
3-31	USRT, UARTs and BRGs Selection	3-55
3-32	Slow Read/Write FSM Truth Table	3-56

PAGE vi INTENTIONALLY LEFT BLANK

PREFACE

This Technical Description is intended for use by Digital Equipment Corporation's Field Service personnel who have had training in communications options and are knowledgeable about the DMF32 interface, specifically.

The *DMF32 Multi-Function Communications Interface Technical Descriptions* are separated into two documents, according to the etch revision of the module. DMF32 modules etch revision A to D are covered in the *DMF32 Multi-Function Communications Interface Technical Description, Volume 1* (EK DMFV1-TD-001). DMF32 modules etch revision E and above are covered in the *DMF32 Multi-Function Communications Interface Technical Description, Volume 2* (EK DMFV2-TD-001). The two DMF32 modules remain functionally the same. The DMF32 interfaces, etch revision A to D, utilize program array logic (PAL), while the DMF32 interfaces, etch revision E and above, have been upgraded using gate array logic technology. The DMF32 etch revision level is determined by the revision level that is on the M8396 module (PCB) in etch.

CHAPTER

1

CHAPTER 1 INTRODUCTION

1.1 SCOPE

This manual provides a detailed description of the hardware operation of the DME 32 interface (shown in Figure 1-1) forward. Besides the detailed hardware description, a higher level flow description of the microinstruction field, and the microprogram are also provided. The microinstruction field controls the hardware, while the microprogram determines the functionality of the DME 32 module (etch revision B forward) as seen by the system software. Additionally, a detailed description of the power up self test is included.

In order to obtain full benefit from this manual, the reader should have an understanding of the following:

- DME 32 functionality (described in the *DME 32 User's Guide*)
- DME 32 logic
- Microprogramming
- ESDIO Signals
- Gate Array Logic
- Test ATE
- Self microprogram sequence
- Intel Microcoded Array Logic (Pipelined) Controller (MARC)
- Intel Micro Programmed Communications Controller (MPCC)

1.2 DME 32 DOCUMENTATION

Table 1-1 lists other DME 32 documentation.

Table 1-1 DME 32 Documentation

Document Title	Document Number
<i>DME 32 User's Guide</i>	UK DME 32 UG 001
<i>DME 32 32 Series Pinout</i>	MP00100
<i>DME 32 microprogram Test Set</i>	EOS support
<i>DME 32 Logical Description (Etch Revision A to D)</i>	UK DME VI 113 001

For information concerning ordering or other information, contact:
 Digital Equipment Corporation
 Microchannel Systems Department
 100 North Main Street
 Burlington, MA 01803

Manuals in hard copy may be obtained from:

Digital Equipment Corporation
P.O. Box C52608
Nashua, NH 03061

Attention: Order Receipt

Telephone: 1-800-258-1710

1.3 PHYSICAL DESCRIPTION

The DMF32 interface consists of a single hex-size peripheral controller, a 21 cm x 10 cm (8.25 inch x 4 inch) distribution panel and three 40-pin shielded BC06R flat cables. The three BC06R cables connect the single hex MB396 module to the distribution panel by means of standard Berg connectors. The MB396 module can be electrically installed in any VAX family hex-height SPC slot. Refer to Figure 1-1 for the DMF32 components.

FOR ENLARGED ART
PLEASE SEE FOLLOWING
FRAME(S).




Figure 1-1 DMF32 Components

Berg is a trademark of Dupont Connector Systems (formerly Berg Electronics, Inc.)




Figure 1-1 DMF32 Components

The M8396 module has one toggle switch (normally not installed), two 10-position dip-switch packs, and a green LED. The S1 toggle switch is used to single-step microcode instructions. The two dip-switch packs are used for DMF32 parameters. Dip-switch pack E75 determines the DMF32 UNIBUS address (switches 1 through 8) and controls the DMA power-up self-test (switches 9 and 10). Dip-switch pack E77 controls UNIBUS INIT (switch 1), determines device priority (switches 2 through 9), and enables the single step mode (switch 10). Refer to the *DMF32 User's Guide* for the switch setting configurations. The green LED indicates that the M8396 microcode is running. A parity error extinguishes the green LED.

The DMF32 distribution panel has three 10-position dip-switch packs and eleven Cinch connectors. The three 10-position switch packs are used for modem interface configurations and DMF32 device selection. Refer to the *DMF32 User's Guide* for the switch setting configurations. The distribution panel has the following connectors:

- Eight 25-pin Cinch connectors for eight RS232-C asynchronous lines
- One 25-pin Cinch connector for one RS232-C synchronous line
- Two 37-pin "D" type connectors for either a line printer or a special user's device

1.4 FUNCTIONAL DESCRIPTION

The DMF32 is a multifunction module which incorporates an eight-line asynchronous multiplexer, a synchronous controller, and a parallel interface (line printer or user device). These three devices are hardware dependent, since all three devices are supported by the same 2901 microprocessor. Functionally, the three devices are independent. This functional independence is achieved by partitioning the CPU and vector space to independent microprocessors which allow simultaneous control by up to three independent software drivers.

1.4.1 Asynchronous Multiplexer

The asynchronous multiplexer, an enhanced version of the DZ11-A asynchronous multiplexer, supports eight transmit and eight receive lines. Each pair of lines (one transmit and one receive) can be programmed to operate at one of 16 baud rates ranging from 50 bps to 19.2 Kbps. (19.2 Kbps has a 3.125% error rate. This is a 3.125% error for the last bit of a character frame.) Both line 0 and line 1 have split-speed capability and full modem control. The asynchronous multiplexer also supports the echo function.

Transmission can be selected for DMA or SIO operation. In SIO mode, each line transmits characters from its own 32-character buffer. These buffers are loaded under host software control. In the DMA mode, a transmit line transmits a character from the main memory location that is specified by a buffer address and character count.

All eight lines share a 48-character receive sio. There is a programmable sio timeout period for the receive sio.

An interrupt can be generated under one of the following conditions:

- Sixteen characters have entered the sio
- The sio has been non-empty for a time greater than a programmable timeout period. The timeout period can be set to zero.

The asynchronous lines are connected either to data terminal equipment (DTE) or data communication equipment (DCE) via standard EIA RS-232-C 25-pin connectors.

1.4.2 Synchronous Interface

The synchronous interface is a single-line DMA communications device that has full modem control (EIA RS-232-C/CCITT V.28). The DMA transfers are double-buffered; that is, both the transmitter and receiver have two sets of byte count and buffer address registers.

The synchronous interface supports various bit-oriented protocols (e.g., SPIX and HDLC) and byte-oriented protocols (e.g., DDCMP). The synchronous line can frame the messages, generate and check CRC, and DMA these messages to and from host memory. The host-level software performs all message acknowledgments and higher-level network functions.

Running the (iF)N BYT protocol (general byte-oriented synchronous) allows the synchronous interface to implement any byte-oriented protocol. The (iF)N BYT protocol uses a straight transfer of data between main memory and synchronous interface. The host-level software handles the protocol-specific functions.

The synchronous interface has full modem control. The modem lines conform to EIA RS-232-C/CCITT V.28 specifications for speeds up to 19.2 Kbps. 19.2 Kbps internal baud rate generation has a $\pm 3.125\%$ error; therefore, the null clock has a $\pm 3.125\%$ error. The synchronous interface is connected to data terminal equipment (DTE) or data communications equipment (DCE) by means of a standard 25 pin Cinch connector.

When using the DMF 32 crystal-controlled baud rate generator, the synchronous line can transmit at one of sixteen different programmable speeds. With external clocking, any transmit or receive bit rate up to 19.2 Kbps can be used.

1.4.3 Line Printer Controller

The line printer controller interfaces with the LP32 family of printers (LP25, LP26, and LP07). This DMA device can optionally perform the following low-level formatting functions:

- Tab expansion
- Auto carriage return insertion
- Auto line wrap
- Auto form feed to multiple-line feed conversion
- DAFVI support

1.4.4 Parallel Interface

The parallel interface is an enhanced version of the DR11-C. This device is not only functionally compatible with the DR11-C, but also supports the SIO mode (half duplex) and the double-buffered DMA mode (half duplex). In the DR11-C functionality mode, the parallel interface performs similarly to a DR11-C. After a UNIBUS INIT, the parallel interface emulates a DR11-C. To operate in either SIO or DMA mode, the software device driver must set mode bits in a parallel interface's miscellaneous register.

1.5 POWER-UP SELF TEST

The DMF 32 executes a power-up self test upon power-up or UNIBUS INIT. The self test is performed before the operating variables of the device are initialized and device operation is initiated. Upon successful completion of the self test, AA (hex) is loaded into DMF 32 (SR) bits (15.8). The self test checks the following hardware elements and ascertains that:

- 2901 ALU can perform computations correctly
- 2901 A and B registers can be addressed properly
- Condition codes can be set properly
- The local store RAM is operational
- The micro PC stack functions correctly to four levels of subroutine call
- The UNIBUS slave trap hardware functions correctly
- The UNIBUS master I/O addressing and data transfers function correctly

Cinch is a trademark of TRW, Inc.

1.6 CONTROL STATUS REGISTER (CSR) AND VECTOR ASSIGNMENTS

The floating control status registers for the four devices (asynchronous multiplexer, synchronous interface, line printer controller, and parallel interface) reside in a contiguous block of sixteen words in UNIBUS I/O address space. The addresses of these CSRs are calculated from a base address. This base or starting address is determined by the switch settings of switch pack 1-75 (switches 1 through 8) on the MK396 module. Refer to Figure 1-2 for the CSR address map.

CSR REGISTERS	BYTE ADDRESS (OCTAL)
DMF32 CSR 0	BASE + 0
DMF32 CSR 1	
SYNCHRONOUS RECEIVE CSR	BASE + 4
SYNCHRONOUS TRANSMIT CSR	
SYNCHRONOUS MISCELLANEOUS DATA SET CHANGE FLAG	
SYNCHRONOUS INDIRECT REGISTERS	
ASYNCHRONOUS CSR	BASE + 14
LINE PARAMETER	
RECEIVER BUFFER RECEIVE SLO PARAMETER	
ASYNCHRONOUS INDIRECT REGISTERS	
LINE PRINTER CSR	BASE + 24
INDIRECT REGISTERS	
PARALLEL INTERFACE CSR	BASE + 30
OUTPUT BUFFER	
INPUT BUFFER MISCELLANEOUS	
INDIRECT REGISTERS	

1-10941

Figure 1-2 CSR Address Map

The DMF 32's CSRs are only word accessed, except for the register used to access an asynchronous line's transmit side and the parallel interface output buffer when operating in the DMF 32's functional mode. Word access means that the instruction which operates on the register is interpreted by the DMF 32 as a DATO (data out) rather than a DATOB (data out byte) LSI cycle. Because the DMF 32 ignores the least significant LSI cycle address bit on these word-accessed-only registers, a DATOB operation on those registers will be performed as a DATO.

1.6.1 DMF 32 CSR 0

At auto-configure time, the operating system uses CSR 0. CSR 0 bits (15:12) contains a four-bit device code that indicates to the operating system which DMF 32 devices are available. Refer to Table 1-2 for the device code configurations. Also at auto-configure time, the operating system loads the value of the first sector into CSR 0 bits (7:0). Because there are no switches on the MB96 module for the interrupt vector values, the value of this first sector (VECTOR[0x92]) which is loaded by the operating system, is used to calculate the value of the other seven interrupt sectors.

Table 1-2 CSR 0 Bits (15:12) Device Codes

CSR 0 Bits (15:12)	Device Available
15	synchronous interface
14	asynchronous multiplexer
13	line printer
12	parallel interface

The DMF 32's available devices are determined by the switch settings of switch pack 3 (switches 4 and 5) on the DMF 32's distribution panel. The DMF 32 reads these switches to determine which devices are available. The read value is reflected in CSR 0 bits (15:12). Since the microcode reads these switches only once after power-up, the switches should be set for the selected devices before power-up. Refer to Table 1-3 for switch pack 3 (switches 4 and 5) switch settings.

Table 1-3 DMF 32 Device Selection

Switch Pack 3		Devices Available
Switch 5	Switch 4	
ON	ON	asynchronous
ON	OFF	asynchronous line printer
OFF	ON	asynchronous, synchronous, parallel interface
OFF	OFF	asynchronous, synchronous, line printer

CSR 0 bits (15:12) may be changed to another valid configuration by writing CSR 0 bits (15:12). For example, a diagnostic program might want to change from parallel interface to line printer or from line printer to parallel interface functionality without human intervention. This may be done by executing a WRITE WORD (e.g., MOVW) instruction to CSR 0 bits (15:12). However, this WRITE WORD instruction will write over the base interrupt vector, that occupies the low byte of CSR 0. To load the interrupt vector (CSR 0 low byte) without affecting the CSR 0 high byte (i.e., device available bits), a BYTE output instruction (e.g., MOVB) should be executed. This MOVB instruction will load the low byte of CSR 0, regardless if the high or low byte is addressed.

The operating system loads CSR 0 bits (15:12) with the value of the first vector VECTOR[0] (9:2). The DMF 32 calculates the other seven interrupt vectors from the value of VECTOR[0] (9:2). The DMF 32 assumes that the other seven vectors are contiguous to and of greater value than VECTOR[0] (9:2). Refer to Table 1-4 for the vector values.

Table 1-4 DMF 32 Floating Interrupt Vectors

Vector	Function	Vector Value (octal)
VECTOR[0] (9:0)	synchronous interface receive	base VECTOR[0] (9:0)
VECTOR[1] (9:0)	synchronous interface transmit	base + 4
VECTOR[2] (9:0)	parallel interface Vector A	base + 10
VECTOR[3] (9:0)	parallel interface Vector B	base + 14
VECTOR[4] (9:0)	asynchronous multiplexer receive	base + 20
VECTOR[5] (9:0)	asynchronous multiplexer transmit	base + 24
VECTOR[6] (9:0)	line printer controller	base + 30
VECTOR[7] (9:0)	unused	base + 34

1.6.2 DMI 32 CSR 1

The DMI 32 CSR 1 is used for diagnostic purposes. There are five different purposes that CSR 1 can be used for. CSR 1 can be used in conjunction with the line printer maintenance mode. When the line printer is in maintenance mode, data is transferred to CSR 1 bits (7:0) instead of being transferred to the line printer. Reading CSR 1 will automatically clear the CSR 1 Bits (7:0). The other four uses of CSR 1 are listed in Table 1-5. The contents of CSR 1 bits (15:8) denotes the function of the register.

Table 1-5 CSR 1 Functions

CSR 1 Bits (15:8) Contents(hex)	Diagnostic Functions
55	Forces a parity error. A parity error extinguishes the green L.E.D on the MIBS module and also inhibits microcode execution. In this state, DMI 32 registers cannot be accessed. To restart execution, UNIBUS Signals DC 10 or INIT must be asserted.
AA	Starts execution at location 0000. Location 0000 is where execution begins after a UNIBUS DC 10 or INIT. This feature allows program-controlled initiation of the power up self test.
2A	CSR 1 high byte contains the microcode REV level. To read the REV level, 2A(hex) must be written to CSR 1 bits (15:8), then a read of CSR 1 bits (15:8) will obtain the REV level. The REV level is stored in BCD, and, thus, there are two digits in the byte.
AA	The self-test is successfully complete.

1.7 POWER SUPPLY REQUIREMENTS

The DMI 32's power requirements are as follows:

- 8.0 amperes @ +5 Vdc
- 0.7 amperes @ +15 Vdc
- 0.5 amperes @ -15 Vdc

CHAPTER 2

CHAPTER 2 DMF32 HARDWARE OVERVIEW

2.1 INTRODUCTION

The M8396 module is an intelligent peripheral controller that interfaces a CPU to terminals, peripheral devices, and other computers. These devices are interfaced to the M8396 module via the following four ports:

1. One UNIBUS interface that can operate as a bus master (for DMA and interrupts) or as a slave
2. Eight asynchronous lines (EIA RS-232-C/CCITT V.28 voltage levels). Two of the lines have both split baud rate capability and modem control.
3. One synchronous line (EIA RS-232-C/CCITT V.28 voltage levels) with modem control.
4. One parallel interface (TTL) whose hardware is shared for use as both a general purpose interface, and a parallel line printer interface.

The module's intelligence is contained in a $4K \times 16$ bit microprogram, that is stored in nine $4K \times 4$ bipolar PROMs. The microprogram instructs the hardware to perform various functions. The macrocode, which makes up the microprogram, and the hardware that it controls defines the functionality of the M8396 module.

The M8396 module uses two gate array logic devices to control various hardware functions. The gate arrays contain the finite state machines (FSMs). An FSM is a circuit that contains both combinational circuitry and memory elements, and sequences through various states. The FSM's present state is stored in the memory elements. The next state is a function of the present state and the FSM's input.

The hardware functions of the gate array logic are listed in Table 2-1.

Table 2-1 Gate Array Logic Hardware Functions

Gate Array	Controlled Hardware Function
Trap FSM (E117)	Traps
Interrupt Control FSM (E104)	BR cycles
Master Control FSM (E104)	UNIBUS NPR cycles
Slave I/O FSM (E104)	UNIBUS slave handshaking protocol
Slow Read/Write Control FSM (E117)	Slow read and write cycles
Shift Control (E104)	Shifts and rotates of the arithmetic logic unit (ALU)
Microsequence Control (E117)	Next address for the microsequencer

2.2 DMF32 MAJOR COMPONENTS

The major components of the DMF32 are shown in Figure 2-1. Figure 2-1 is provided with cross-reference numbers to locate the major components.

1 Microcontrol Store PROMs

The microcontrol store consists of nine 4K x 4 PROMs that contain a 4K x 36 microprogram. The microprogram provides the intelligence for the DMF32. The microprogram instructs the hardware to perform various functions.

2 Microword Registers and Parity Checkers

The microword registers store the microword after the microword is read out of the microcontrol store. When the microword is read, it is checked for parity. A parity error disables the master clock and extinguishes the green LED on the M8396 module.

3 2901 Bit-Slice Microprocessors (ALU)

Two 2901 microprocessors are cascaded together to form an 8-bit ALU with 16 dual-ported 8-bit working registers. This ALU performs arithmetic (for example, ADD, SUB) and logical (for example, AND, OR, XOR) operations on data. Bits in the microinstruction control the operation of the ALU and its associated circuitry. The condition code bits emanating from the ALU are clocked into the condition code registers internal to E117 at the end of each microinstruction if a specific bit in the microinstruction is set.

4 Micro Shift Control

The micro shift control determines the shift operation for the 2901 bit-slice microprocessors. It determines the direction of the shift or rotation and also specifies the end round conditions for a single- or double-precision shift or rotation.

5. 2911 Bit-Slice Microsequencers

Three 2911 bit-slice microsequencers are cascaded together to provide 12-bit addressing capability and a stack depth of four. This microsequencer forms the microprogram's next microword address. The next microaddress can be formed by using one of the following methods:

A Sequential

The next microaddress is the current microaddress + 1.

B Unconditional Jump

The next microaddress is specified by bits in the current microinstruction.

C Stack

Next microaddress is popped from the stack. This method is used for returns from subroutines.

D Unconditional Jump and Push Stack

The stack is pushed with the next sequential microaddress (i.e., current microaddress + 1). This method is used for subroutine entry.

E Conditional Jump

If the specified condition is true, the next microaddress is specified by bits in the current microinstruction. If the specified condition is false, the next microaddress is the current microaddress + 1. The particular condition to be tested is specified by bits in the microinstruction.

F Traps

A trap is a form of microprogram interrupt. A trap request is generated to enable the microcode to service a UNIBUS request. The trap address is a function of the DMF32 register being accessed and whether the access is either a DATC or a DATI cycle.

6. Microsequence Control

The microsequence control internal to the E117 gate array determines the data source for the next microinstruction address. The microsequence control of the 2911 bit-slice microsequencers (E126, E116, E115) is by means of the microsequence control while the microsequence control is governed by bits in the microword.

7. ALU Condition Code Register

The ALU condition code register internal to the E117 gate array is clocked with the ALU condition codes at the end of each cycle, if a specific bit in the microinstruction is set. The ALU condition codes can indicate the following: the result of an ALU operation is zero; the sign of the most significant bit is negative, and there is a carry-out bit from the ALU.

8. Trap control

A trap is a form of microprogram interrupt. When a CPU accesses the DMF32 via the UNIBUS (DATC and DATI), a certain microsubroutine obtains the requested data (DATI) and transfers the data to the UNIBUS, or accepts the data from the UNIBUS (DATC). The microsubroutine must respond very quickly to the UNIBUS request. A trap is the automatic vectoring of the microprogram to a specific subroutine to satisfy the UNIBUS request.

There is only one trap level. The occurrence of a trap is totally transparent to the code that is being trapped. When the trap code is executing, another trap cannot occur. A non-trap code can disable traps so certain functions that must not be trapped can be performed.

The trap control internal to E104 contains logic that controls the trapping. It interfaces with the microsequencers (E126, E115, E116), two address multiplexers (E112, E113), part of the UNIBUS slave circuitry (E104), and bits in the microword to perform the function.




Figure 2-1 DMF32 Hardware Overview (Sheet 1 of 3)

9 Data I/O Status Register

The data I/O status register contains the lower five bits of the microcontrol store address for the trap routine. The lower five bits of the address consist of the UNIBUS address bits (4:1) and the UNIBUS control bit C1.

10 4 x 2 Multiplexers

The 4 x 2 multiplexers determine if the trap address from the trap generator or the address from the 2911 bit-slice microsequencer is used for the next address for the microcontrol store. If a trap address is produced, the 4 x 2 multiplexer forces address bits (7:5) to all ones, and a multiplexer in the lowest five bits from the data I/O status register. In addition, the four most significant address bits (which are now tri-stated), are forced to ones by pull-up resistors.

11 UNIBUS Interface

The UNIBUS interface controls DMA slave and interrupt transfers by using the gate array logic. The 2901 microprocessor initiates NPP and interrupt transfers, but they are completed by gate array logic hardware.

FOR ENLARGED ART
PLEASE SEE FOLLOWING
FRAME(S).




Figure 2-1 DMF32 Hardware Overview (Sheet 1 of 3)




Figure 2-1 DMF 32 Hardware Overview (Sheet 1 of 3)

12 Interrupt Section

The interrupt circuitry enables the DMF 32 interface to become a bus master and take possession of the interrupt vector to the CPU. After the microcode loads the interrupt vector into the interrupt vector register, the microcode sets the INT START bit to initiate the bus cycle. The interrupt logic internal to E104 controls the bus cycle.

13 Slave Control Section

The slave control circuitry allows the DMF 32 interface to respond as a slave device to a UNIBUS request. The slave I/O FSM internal to E104 controls the slave. The following functions are performed by the slave control circuitry:

- recognizes valid DMF 32 register address requests (DATA0 or DATA1)
- interfaces with trap circuitry
- controls the handshaking of the UNIBUS signals

FIG ENLARGED ART

PLEASE SEE FOLLOWING

PAGE(S).




Figure 2-1 DMF 32 Hardware Overview (Sheet 1 of 3)

- 14 **Address Compare**
The address compare determines if the address on the UNIBUS is the valid address for the DMF 32. The address on the UNIBUS is compared with the address that is set in the dip switches (E75) on the M100 module.
- 15 **Master Control Section**
The master control circuitry enables the DMF 32 interface to become a bus master and perform a DATO or DATA UNIBUS cycle. The microcode loads the UNIBUS address register and data register, and then sets the NPR START bit to initiate the UNIBUS transaction. The master control FSM internal to E104 controls the bus cycle.
- 16 **Receive and Transmit Data/Address Registers**
These registers buffer the data and addresses that are transferred between the UNIBUS and the DMF 32's internal bus.
- 17 **Clock Generator**
This 40.0 MHz master oscillator provides the reference signal for all the clock signals except for the base rate generators.

MIC INST	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																				
LS RD	EVEN PARITY BIT										ALU INSTRUCTION CODE <7:6:5:4:3:2:1:0>					ALU DESTINATION CONTROL					ALU FUNCTION CONTROL					ALU SOURCE CONTROL					LOCAL STORE ADDRESSING					2001				2001				000				ALU CARRY IN				COND CODE REG UPDATE ENABLE				NEXT ADDR - PC 1 - RSR				SHIFT ROTATE SELECT				SHIFT PRECISION SELECT								
LS RD																															<8:0> <SECTOR> <BYTE> <7:6:5:4> <3:2:1:0>					INDIRECT LOW SEGMENT <NOT USED - SEE (3)>					REGISTER FILE B ADDRESS				REGISTER FILE A ADDRESS																							001				
LS RD TX DATA LO (48)																															<00>					INDIRECT HIGH SEGMENT <NOT USED - SEE (3)>					01				010																											
LS RD TX DATA HI (4)																															<01>					PROCESS SEGMENT <NOT USED - <BYTE> - LATCH IPROC <3:0>					10				011																											
LS WRT																															<10>					DIRECT SEGMENT 'BYTE ADDRESS' <7:6:5:4:3:2:1:0>					11				100																											
DER RD/WRT																															<11>					DER FAST REGISTER (1) 'QID ADDRESS' SELECT <1:0> <1:0> <2:1:0>					00				101																											
COND JAP (2)																															12 BIT JUMP ADDRESS <9:8:7:6:5:4:3:2:1:0>					110					110 X				111 X																											
COND JAP (2)																															BIT 4 - <11> BIT 5 - <11>					111					111 X				111 X																											
MIC INST	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																				
THESE BITS STORE THE LITERAL (CONSTANT) FIELD										<7:6:5>					<4:3:2:1>					<0>																																																				

NOTE

- (1) SLOW (CYCLE) DER ACCESSES USE THE INDIRECT ADDRESS REGISTER RATHER THAN THE ADDRESS AND SELECT FIELDS HERE. NOTE THAT SHIFT/ROTATE OR INSTRUCTIONS USING THE 'A' FILE ADDRESS MAY NOT BE USED WHEN READING LITERALS AS THE 'SELECT', 'A' ADDRESS, AND THE 'PRECISION SELECT' FIELDS ARE USED FOR THE 'LITERAL' FIELD.
- (2) THESE INSTRUCTIONS DIFFER ONLY IN THE HALF OF MEMORY IN WHICH THE JUMP DESTINATION IS LOCATED AS THE LOW ORDER BIT OF THE MICROINSTRUCTION DETERMINES ADDR <11>.
- (3) LOCAL STORE <7:0> ADDRESS SOURCE DEPENDENT UPON SEGMENT SELECTED BY HIGH ORDER BITS <9:8>.
- (4) MWR - 17:16 - SELECT TX DATA RAM ADDRESS: 00 - MASTER, 01 - VECTOR, 10 - UNUS'D, 11 - SLAVE.
- (5) USING THIS INSTRUCTION WITH MWR <17:16> - 11 SETS THE TRAP ACK FLAG TO THE SLAVE PAL.

TE 99-42

Figure 2-2 Microload Bit Fields

26 UART

The 2642 multi-protocol communications controller (MPCC) is used for the UART. The MPCC is a 40-pin monolithic n-channel MOS LSI circuit that can format, transmit, and receive synchronous serial data, while supporting bit-oriented and byte control protocols.

27 Eight UARTs

Each one of the eight UARTs is a 2661-3 programmable communications interface (PCI). The UART (PCI) serializes parallel data characters received from the AIL for transmission. Simultaneously, the UARTs can receive serial data and convert the data into parallel character format for input to the AIL.

28 Asynchronous Band Rate Generator

The asynchronous band rate generator provides the transmitter clocks for both UART 0 and UART 1.

29 Parallel Port/I.P. Receive Data Registers

These registers receive the TTL data from a user device (if present) or receive status from a line printer. Both the user device and the line printer use these receivers.

30 Parallel Port/I.P. Transmitt Data Registers

These registers transmit TTL data to either a user device or a line printer. Both the user device and the line printer use these transmitters.

23 MICROWORD

The DMI 32's intelligence is contained within its 4K x 36 bit microprogram. The microprogram instructs the hardware to perform various functions. Each microword in the microprogram is 36 bits long. Bit 36 is a parity bit. The various microword bit fields are shown in Figure 2-2. Table 2-2 defines the functions of these bit fields.

Table 2-2 Microword BH Fields

Microword BH Field	Microinstruction	Function
(7:5)	N/A	Defines type of microinstruction
		000 or 001 - local store read (LS RD)
		010 - local store read transmit data low (LS RD TX DAT LO)
		011 - local store read transmit data high (LS RD TX DAT HI)
		100 - local store write (LS WRT)
		101 - DFR read/write (DER)
		110 or 111 - conditional jump (JMP)
(2:0)	conditional jump	Selects jump condition
		000 - register ALU N
		001 - register ALU Z
		010 - register ALU C
		011 - auxiliary ALU Z
		100 - register C0
		101 - unconditional jump to subroutine
		110 - unconditional jump and pop stack
		111 - unconditional jump
(1)	any except condition jump	Selects address source
		0 - microprogram
		1 - return to subroutine (use stack then pop)
(33:10)	any	Selects end around conditions for shift, rotate or working register, Q data
(1)	any	Selects clocking of ALU condition code register
		0 - do not clock
		1 - do clock
(4)	any	Carry-in bit to ALU
(11:8)	any	A address for working register in 2901
(15:12)	any	B address for working register in 2901
(25:16)	local store read	10-bit local store address
	local store read transmit data high	
	local store read transmit data low	
	local store write	

Table 2-1 Microword BH Fields (Cont)

Microword BH Field	Microinstruction	Function
(25-24)	DER	Selects trap control 00 - no change 01 - enable traps 1X - enable traps
(23)	DER	Selects DER read or write 0 - DER write 1 - DER read
(22-16)	DER	7-bit DER address
(5X25 16X14)	conditional jump	12-bit jump address
(18:16X11-8) (0)	DER read	8-bit mask
(28-26)	any	ALU (2901) source control
(31-29)	any	ALU (2901) function control
(34-32)	any	ALU (2901) destination control
(35)	any	even parity bit

CHAPTER 3

CHAPTER 3 DETAILED DESCRIPTION

3.1 INTRODUCTION

This chapter describes the hardware operation of the DMF32 in detail. Figure 3-1 (sheets 1 through 3) is a simplified figure of the data flow of the DMF32.

Refer to Figure 3-1 for the following description of the DMF32. The appropriate detailed descriptions are referenced in parentheses.

3.1.1 UNIBUS Interface

The DMF32 interface can function as either a bus master device or as a bus slave device with the UNIBUS. When the DMF32 interface is a master device, the master control FSM controls the master DATO or DATI bus cycle (Section 3.2). Microcode enables the master control FSM to initiate the bus cycle. The enabled master control FSM applies MASTER REQUEST to the UNIBUS control. The UNIBUS control handles the arbitration protocol between the DMF32 interface and the bus slave device.

When the DMF32 becomes a bus master in a DATO cycle, the master control FSM enables the UNIBUS address register to apply the slave device address to the UNIBUS. This address is previously loaded into the UNIBUS address register by microcode. Next, the master control FSM enables the TX data RAMs to apply the data for the slave device to the UNIBUS. In a DATI cycle, the data on the UNIBUS is loaded into the master receive data register.

The interrupt control FSM controls the interrupt operation (Section 3.3). The microcode initiates the operation of the interrupt control FSM. The interrupt control FSM applies INTERRUPT REQUEST to UNIBUS control. This enables the UNIBUS control. The UNIBUS control handles the arbitration protocol between the DMF32 interface and the slave device. The interrupt control FSM enables the TX data RAMs. The TX data RAMs apply the vector (previously loaded by microcode), to the UNIBUS. Next, the interrupt control applies the BUS INTERRUPT to the UNIBUS.

The UNIBUS slave I/O operation (Section 3.4) is controlled by the slave control FSM. The slave control FSM controls the UNIBUS handshaking protocol, while trap routines control the data transfers. The UNIBUS address from the bus master device and the CSR dip switch settings are compared and when there is a match, the slave control FSM produces a TRAP REQUEST and monitors the UNIBUS handshaking protocol. In a slave DATO cycle, the TRAP REQUEST clocks the data on the UNIBUS into the slave receive data register.

The TRAP REQUEST is monitored by the trap control (Section 3.5). The trap control enables the trap multiplexer, so that the trap address from the DATA I/O status register is applied to the control store instead of the microsequencer address.




Figure 3-1 DMF32 Overview (Sheet 1 of 3)

3.1.2 DMF32 Intelligence

The microsequencer (Section 3.6) consists of three cascaded 2911 microprogram sequencers. The 12-bit microsequencer address that is applied to the control store (Section 3.7), reads out a 36-bit microword from the control store. This read-out microword is stored in the microword register. The microword is also checked by the parity checker for even parity. If there is a parity error, the parity checker disables the master clock (Section 3.5).

From the microword to the microword register, the ALU instruction code and the register file A and B address fields are applied to the ALU (Section 3.9). The ALU performs either an arithmetic or logic function as defined by the ALU instruction code. The results of the ALU operation may be applied to the internal bus.

FOR ENLARGED ART
PLEASE SEE FOLLOWING
FRAME(S).




Figure 3-1 DMF32 Overview (Sheet 1 of 3)




Figure 3-1 DMF32 Overview (Sheet 2 of 3)




Figure 3-1 DMF32 Overview (Sheet 3 of 3)

3.1.4 Internal Bus

The DMF 32 interface performs a DFR write instruction (Section 3.12) to load the data from the internal bus to one of the write discrete external registers. The UNIBUS address register, DR/LP register, three 8-bit addressable latches, and the indirect address register are write discrete external registers.

The DMF 32 interface performs a DFR read instruction (Section 3.11) to apply data from a read discrete external register to the internal bus. The master receive register, slave receive register, slow read register, DR/LP discrete read register, data multiplexer register, and the literal are read discrete external registers.

The DMF 32 performs a TSDR TX DATA instruction to load the transmit data RAMs (low byte) with the data on the internal bus. A TSDR TX DATA instruction loads the transmit data RAMs (high byte) with the data on the internal bus. The data in the transmit data RAMs is applied to the UNIBUS.

3.1.5 Slow Bus

The slow bus interfaces with devices that require more than one machine instruction time to perform a read or write cycle (Section 3.12). The MPCC, the two baud rate generators, and the eight UARTs are slower devices that interface with the slow bus. The slow bus is interfaced with the internal bus by means of a slow read register for slow read cycles and a slow write register for the slow write cycle.

The slow address register is loaded with the address for the slow device via the indirect address register. The slow address register selects either the MPCC, one of the two baud rate generators, or one of the eight UARTs.

The slow read/write control FSM (Section 3.13) controls the slow read and slow write cycles (Section 3.14).

The MPCC formats, transmits, and receives synchronous serial data. Also, the MPCC supports bit-oriented or byte-oriented protocols. The output of the MPCC is applied to the synchronous device by means of EIA/CCITT drivers (Section 3.15).

The synchronous baud rate generator provides the transmit clock for the MPCC. The transmit clock rate is programmable.

Each UART serializes the parallel data characters received from the processor for transmission. Simultaneously, the UARTs can receive serial data and convert the data into a parallel character format for input to the processor. The character length, parity, stop bit length, and baud rate selection are all programmable.

UART 0 and UART 1 have master control and always operate in split speed mode. The transmit and receive clocks of UART 2 through UART 7, and the receive clocks of UART 0 and UART 1 all use internal clocks. The asynchronous baud rate generator provides the transmit clock for both UART 0 and UART 1. The clock rate of the asynchronous baud rate generator is programmable.

The data from the processor for the printer or the parallel interface is applied to the device by means of the DR/LP discrete write register and the DR/LP drivers (Section 3.16). The data from these devices is applied to the processor by means of the DR/LP receivers (Section 3.16) and the DR/LP data multiplexer.

3.2 UNIBUS MASTER CONTROL LOGIC

The UNIBUS master control logic enables the DMF32 to become a UNIBUS master to perform the following:

- DATA (data-in)
- DATA/DATX(B) (data-in-pause, data-out)
- DATO (data-out)
- DATX(B) (data-out bytes)

Only one of the above four cycles can be performed per bus mastership.

The UNIBUS master control logic consists of the following:

- UNIBUS control FSM (E110) — requests and obtains UNIBUS mastership
- Master control FSM (E104) — controls the NPR cycle
- Master RX data registers (D8, 91) — holds data from a DATA cycle
- TX data RAMs (D17, 29, 30, 36) — holds data for a DATX(B) cycle
- UNIBUS address registers (D67, 93) — holds low 16-bits of the UNIBUS address
- Eight-bit latches (D93, 92, 94) — holds the two MSB bits of the UNIBUS address and UNIBUS control bit.

3.3 Master Device First Cycle Initialization

For initiating a cycle, the microcode loads the data, address, and control registers. These registers are loaded differently for each cycle. Tables 3-1 through 3-4 list the registers and their preloaded contents.

Table 3-1 DATO Cycle Register Contents

Register	Contents
COMCTL	1
COMTXOR	1
TXADR(EXTO)	Low byte of UNIBUS address
TXADR(HIGH)	High byte of UNIBUS address
TXADR(CTRL)	two MSB of UNIBUS address
TXDATA(LOW)	low byte of data
TXDATA(HIGH)	high byte of data

Table 3-2 DATA Cycle Register Contents

Register	Contents
COMI CTH	1
COMI TXCOH	0
TXADR LO(7:0)	low byte of UNIBUS address
TXADR HI(7:0)	high byte of UNIBUS address
TXADR(17:16)	two MSB's of UNIBUS address
TXDATA(00:7:0) or TXDATA(00:15:8)	byte of data
TXADR(0) specifies to the slave whether the high or low byte is to be transferred	

Table 3-3 DATA Cycle Register Contents

Register	Contents
COMI CTH	0
COMI TXCOH	0
TXADR LO(7:0)	low byte to be sent to slave
TXADR HI(15:8)	high byte to be sent to slave

Table 3-4 DATIP-DATOB Cycle Register Contents

Register	Contents
COMF CTH	0
COMF TXCOT	1
TX ADR (0-7)	low byte of UNIBUS address
TX ADR (8-15)	high byte of UNIBUS address
TX ADR (16-31)	two MSBs of UNIBUS address
TX DATA (0-7)*	low data byte sent to slave device
TX DATA (8-15)*	high data byte sent to slave device

After the data, address, and control registers are loaded, the macrocode initiates an NPR cycle by asserting the DFR bit COMF NPR START H from the deasserted state. If COMF NPR START H is asserted from the previous NPR cycle, the macrocode deasserts COMF NPR START H for at least two microcycles before reasserting COMF NPR START H.

The asserted COMF NPR START H is applied to the master control FSM (E104). The master control FSM (E104) initiates, controls, and terminates the UNIBUS master cycle.

Figure 3-2 and Figure 3-3 are block diagrams that illustrate the UNIBUS master control logic.

In state 0, COMF NPR START H is deasserted. Asserting COMF NPR START H causes the master control FSM (E104) to assert COMA MST REQ H. COMA MST REQ L is applied to the UNIBUS control (E110). The UNIBUS control (E110) asserts BUS NPRL to request bus mastership. Now in state 1, the DMF32 interface waits to become bus master.

* During the DATOB portion of the read master's write cycle the data byte that is sent to the slave device is either TX DATA (0-7) or TX DATA (16-23).



3-10

3.2.2 Master Device DATO(B) Cycle

When the DMP32 interface becomes bus master, UNIBUS control (E110) asserts COMC DMA MST L. COMFC1 H is applied to the master control FSM (E104). If COMFC1 H is asserted and COMF TX C0 = 0, a DATO(B) is to be performed. The master control FSM (E104) asserts COMA ENA BUS ADR L, COMA ENA MST BUS DATA L, and COMA TX C1 H. The master control FSM (E104) now enters state 2.

COMA ENA BUS ADR L is applied to the UNIBUS address drivers (F99, F88, F87, E100, E89). COMA ENA BUS ADR L enables the UNIBUS address drivers. The UNIBUS drivers assert the slave device address, which was previously loaded by microcode.

COMA ENA MST BUS DATA L is applied to the shift control (E104), which causes the shift control (E104) to assert COMA TX DATA RD ADR <1:0> H and COMA ENA BUS DATA L. COMA TX DATA RD ADR <1:0> H applies address 00 to the TX data RAMs (E37, E29, E50, E30). COMA ENA BUS DATA L is applied to the UNIBUS data drivers (F49, F51, F36, E28) to enable these UNIBUS data drivers.

The master control FSM enters wait states of 3 and 4. On entering state 5, the master control FSM (E104) asserts COMA TX MSYN L. Refer to Table 3-5 for the truth table of the master control FSM (E104). COMA TX MSYN L is applied to the slave device by means of the UNIBUS drivers. BUS MSYN L is applied to the slave device to request the slave device to accept the data (BUS D<15:0> L) from the UNIBUS data drivers.

In state 5, the master control FSM (E104) waits for the slave device to assert BUS SSYN L. BUS SSYN L informs the master control FSM (E104) that the slave device has completed the data transfer. BUS SSYN L is applied to the master control FSM (E104) by means of the UNIBUS driver (E109) and deasserting flip-flops (E101, E102). Applying the deasserted COMC DSK RX SSYN H to the master control FSM (E104) causes the master control FSM (E104) to deassert COMA TX MSYN L and COMA ENA MST BUS DATA L. Deasserting COMA ENA MST BUS DATA L removes the data from the UNIBUS.

The master control FSM (E104) enters wait states 6 and 7. On entering wait state 8, COMA ENA BUS ADR L, COMA TX C1 H, and COMA MST REQ H are deasserted. The deasserted COMA MST REQ H is inverted and applied to the master control FSM (E104), which causes the DMP32 interface to relinquish bus mastership by deasserting BUS BBSY L.

The master control FSM (E104) loops in state 8, waiting for the microcode to deassert COMF NPR START H. When COMF NPR START H is deasserted, state 0 is entered.

Table 3-5 Master Control FSM (E104) Truth Table

DMA MST	TX C1	TX C0	NPR STAT	RX SSYN	ST	TX C1	EN AD	EN DAT	MST REQ	TX MSYN	S2	S1	S0	ST	TX C1	EN AD	EN DAT	MST REQ	TX MSYN	S2	S1
X	X	X	0	X	X	X	X	X	X	X	X	X	X	0	X	1	1	0	1	0	1
0	X	X	1	X	0	X	1	1	0	1	0	1	0	0	X	1	1	0	1	0	1
		X	X	1	X	0	X	1	1	0	1	0	1	0	1	X	1	1	1	1	1
1	X	X	1	X	1	X	1	1	1	1	1	1	1	1	X	1	1	1	1	1	1
0	1	X	1	X	1	X	1	1	1	1	1	1	1	2	1	0	0	1	1	1	1
X	X	X	1	X	2	1	0	0	1	1	1	1	1	3	1	0	1	1	1	1	1
X	X	X	1	X	3	1	0	1	1	1	1	1	0	4	1	0	0	1	1	1	0
X	X	X	1	X	4	1	0	0	1	1	1	0	1	5	1	0	0	1	0	1	1
X	X	X	1	0	5	1	0	0	1	0	1	1	1	5	1	0	0	1	0	1	1
X	X	X	1	1	5	1	0	0	1	0	1	1	1	6	1	0	1	1	1	1	1
X	X	X	1	X	6	1	0	1	1	1	1	1	1	7	1	0	1	1	1	1	1
X	X	X	1	X	7	1	0	1	1	1	1	1	0	8	0	1	1	0	1	1	1
X	X	X	1	X	8	0	1	1	0	1	1	1	1	8	0	1	1	0	1	1	1
0	0	X	1	X	1	X	1	1	1	1	1	1	1	9	0	0	1	1	1	1	1
X	X	X	1	X	9	0	0	1	1	1	1	1	1	10	0	0	1	1	1	1	1
X	X	X	1	X	10	0	0	1	1	1	1	1	0	11	0	0	1	1	1	1	0
X	X	X	1	X	11	0	0	1	1	1	1	0	1	12	0	0	1	1	0	1	1
X	X	X	1	0	12	0	0	1	1	0	1	1	1	13	0	0	1	1	1	1	1
X	X	X	1	1	12	0	0	1	1	0	1	1	1	13	0	0	1	1	1	1	0
X	X	X	1	X	13	0	0	1	1	1	1	0	0	14	0	0	1	1	1	0	1
X	X	0	1	X	14	0	0	1	1	1	0	1	1	2	0	0	1	1	1	0	1
X	X	1	1	1	14	0	0	1	1	1	0	1	1	14	0	0	1	1	1	0	1
X	X	1	1	0	14	0	0	1	1	1	0	1	1	2	1	0	0	1	1	1	1

3.2.3 DMF32 Master Device DATI(P) Cycle

For the DATI(P) cycle (COMFCI H is deasserted), the master control FSM (E104) proceeds from state 1 to state 9, instead of state 1 to state 2 as in a DATO(B) cycle. On entering state 9, the master control FSM (E104) asserts COMA ENA BUSADR L to enable the UNIBUS address drivers. After the wait states 10 and 11, the master control FSM (E104) asserts COMA TX MSYN L and enters state 12.

In state 12, the master control FSM (E104) waits for the slave device to assert BUS SSYN L. The slave device asserts BUS SSYN L to inform the DMF32 interface that the slave device has applied data to the UNIBUS. BUS SSYN L is applied to the master control FSM (E104) by means of the UNIBUS receivers and the deskewing flip-flops (E101, E102). BUS SSYN L (COMA DSK RX SSYN L) is also applied to the combinational part of the slave I/O FSM (E104), which causes the slave I/O FSM (E104) to assert COMA MST RX DATA REG CLK H. COMA MST RX DATA REG CLK H clocks the master RX data registers (E68, E39) so that the data (BUS D<15:0> L) from the slave device is loaded into the master RX data registers by means of UNIBUS receivers (E49, E51, E36, E28).

Entering state 13, the master control FSM (E104) deasserts COMA TX MSYN L. After states 13 and 14, COMFTX COH is applied to the master control FSM (E104) determining if a DATI cycle (COMFCOH is deasserted) was just performed or a DATIP cycle (COMFTX COH is asserted) was just performed. If a DATI cycle was performed, the master control FSM (E104) deasserts COMA ENA BUSADR L and COMA MST REQ H, and enters state 8 to terminate the cycle.

If a DATIP cycle was performed, the master control FSM (E104) performs a DATO(B) cycle. After COMA DSK RX SSYN H deasserts, the master control FSM (E104) asserts both COMA ENA MST BUSDATA L and COMA TX CI H, while COMA ENA BUSADR L is still asserted from the DATIP cycle. The master control FSM (E104) enters state 2 to perform a DATO(B) cycle.

3.3 UNIBUS INTERRUPT LOGIC

The UNIBUS interrupt logic enables the DMF32 interface to become a UNIBUS master to perform an interrupt operation. The UNIBUS interrupt logic consists of the following:

- Interrupt control FSM (E104) - controls the BR cycle
- TX data RAMs (E37, E29, E50, E30) - holds the interrupt vector
- BR priority switch pack (E77) - selects the BR request level

Before initiating the BR cycle, the microcode loads the interrupt vector into location 01 of the TX data RAMs (E37, E29, E50, E30) from the bus. Also, the microcode verifies that the COMC INT REQ L is deasserted.

Microcode initiates a BR cycle by asserting COMF BR START H from a deasserted state. If COMF BR START H is asserted from the previous BR cycle, the microcode clears COMF BR START H for at least two microcycles before asserting COMF BR START H again. The microcode aborts a BR cycle by deasserting COMF BR START H.

Refer to Figure 3-4 and Figure 3-5 for the following description of the UNIBUS interrupt logic:

In state 0, the microcode asserts COMF BR START H from a deasserted state to initiate the BR cycle. Interrupt control FSM (E104) asserts and applies COMC INT REQ L to the UNIBUS control (E111). The UNIBUS control (E91) asserts BUS BRX L to request bus mastership. BUS BRX L is applied to the BR priority switch pack (E77). The BR priority switch pack routes the BUS BRX L, BUS BGX IN H, and BUS BGX OUT H from the UNIBUS control (E91) to selected BR and BG lines.

In state 1, the DMF32 interface becomes bus master by the UNIBUS control (E111) asserting COMA INT MSTR L and BUS BBSY L. As soon as the DMF32 interface becomes bus master, the interrupt control FSM (E104) asserts COMA ENA VEC L. Refer to Table 3-6 for the interrupt control FSM (E104) truth table. COMA ENA VEC L is applied to E104.

Table 1-6 Interrupt Control PSM (H104) Truth Table

INPUTS			PRESENT STATE					NEXT STATE				
INT MST	RX SSYN	BR STRT	STATE	TX INTR	EN VEC	INT REQ	SO	STATE	TX INTR	EN VEC	INT REQ	SO
X	X	0	X	X	X	X	X	0	0	1	1	1
X	X	1	0	0	1	1	1	1	0	1	0	1
1	X	1	1	0	1	0	1	1	0	1	0	1
0	X	1	1	0	1	0	1	2	0	0	0	1
X	X	1	2	0	0	0	1	3	0	0	0	0
X	X	1	3	0	0	0	0	4	1	0	0	1
X	0	1	4	1	0	0	1	4	1	0	0	1
X	1	1	4	1	0	0	1	5	1	1	0	1
X	X	1	5	1	1	0	1	6	0	1	1	0
X	X	1	6	0	1	1	0	6	0	1	1	0

E104 produces COMA ENA BUS DATA L and COMA TX DATA RD ADR <10> H. COMA ENA BUS DATA L is applied to the UNIBUS drivers (E49, E51, E36, E28) to enable the UNIBUS data drivers. COMA TX DATA RD ADR <10> H applies address 01 to the TX data RAMs (E37, E29, E50, E30) to read the vector out of the TX data RAMs. The UNIBUS drivers apply the vector (BUS D <150> H) to the UNIBUS.

In state 3, the interrupt control FSM (E104) asserts COMA TX INTR H. The interrupt request (BUS INTR L) is applied to the UNIBUS. COMA YX INTR H is applied to the UNIBUS by means of the UNIBUS drivers (E109).

In state 4, the interrupt control FSM (E104) waits for the CPU to assert BUS SSYN L. BUS SSYN L is asserted and applied to the interrupt control FSM by means of UNIBUS receiver (E109, COMN RX SSYN H) and deskewing flip-flops (E101, E102; COMA DSK RX SSYN H).

When in state 5, COMA DSK RX SSYN L is asserted, the interrupt control FSM (E104) deasserts COMA ENA VEC L. One state later (state 6), the interrupt control FSM (E104) deasserts both COMA TX INTR H and COMA INT REQ L. The UNIBUS control (E91) then deasserts BUS BBSY L. The interrupt control FSM (E104) loops in state 6, waiting for COMF BR START H to be deasserted. When COMF BR START H is deasserted, the interrupt control FSM (E104) returns to state 0.

3.4 UNIBUS SLAVE I/O OPERATION

Microcode uses hardware traps to handle the UNIBUS slave I/O data transfers. The slave control FSM (E104) handles the UNIBUS handshaking protocol, while hardware trap routines handle data transfers to the UNIBUS (DATXP) cycle and the UNIBUS holding registers (DATXB) cycle.

3.4.1 Slave Device Addressing

Figure 3-6 is a block diagram that illustrates the slave DATXB and slave DATXP cycles.

When the interrupt control FSM (E104) asserts COMA VAL ADR L, a valid DMF32 CSR address is on the UNIBUS address lines. A valid DMF32 CSR address is detected the following way:

The master device applies an address (BUS A <170> L) to the UNIBUS. The UNIBUS receivers (E99, E88, E87, E100, E89) apply the address (COMN RX ADR <170> H) to the interrupt control FSM (E104, COMN RX ADR <1713> H), eight-bit checker (E76, COMN RX ADR <125> H), and the trap logic (COMN RX ADR <40> H). If all address bits COMN RX ADR <1713> H are asserted (all ones), the interrupt control FSM (E104) determines that there is a legitimate reference to the UNIBUS I/O space.

The CSR dip switch (E75) contains the address (bits <125>) for the DMF32 CSR. An eight-bit checker compares the CSR dip switch address (COMC SW <70> H) with the UNIBUS address (COMN RX ADR <125> H). If the addresses are identical, the eight-bit checker (E76) asserts and applies COMC VALID COMP H to the interrupt control FSM (E104). The UNIBUS address bits COMN RX ADR <40> H are applied to the trap logic. With both COMC VALID COMP H and all the address bits <1713> (COMN RX ADR <1713> H) asserted, the interrupt control FSM (E104) asserts COMA VAL ADR L. COMA VAL ADR L is applied to the slave I/O FSM (E104) by means of deskewing flip-flops (E101, E102; COMA DSK VAL ADR L). Refer to Table 3-7 for the truth table of the Slave I/O FSM.




Figure 3-6 UNIBUS Slave Control Logic

Table 3-7 Slave I/O PSM (E104) Truth Table

INPUTS				PRESENT STATE						NEXT STATE							
VAL	RX	RX	TRAP	PON	STATE	TX	TRAP	EN	SI	SO	STATE	TX	TRAP	EN	SI	SO	NOTE
ADR	SSYN	CI	ACK			SSYN	REQ	DAT				SSYN	REQ	DAT			
X	X	X	X	0	X	X	X	X	X	X	0	0	0	1	1	1	1
0	1	X	X	1	0	0	0	1	1	1	1	0	1	1	1	1	2
X	X	X	0	1	1	0	1	1	1	1	1	0	1	1	1	1	3
X	X	0	1	1	1	0	1	1	1	1	2	0	0	0	1	1	4
X	X	X	X	1	2	0	0	0	1	1	3	0	0	0	0	1	5
X	X	X	X	1	3	0	0	0	0	1	4	1	0	0	1	1	6
X	1	X	X	1	4	1	0	0	1	1	4	1	0	0	1	1	7
X	0	X	X	1	4	1	0	0	1	1	5	1	0	1	1	1	8
X	X	X	X	1	5	1	0	1	1	1	6	1	0	1	0	1	9
X	X	X	X	1	6	1	0	1	0	1	0	0	0	1	1	1	10
X	X	1	1	1	1	0	1	1	1	1	7	1	0	1	1	0	11
X	1	X	X	1	7	1	0	1	1	0	7	1	0	1	1	0	12
X	0	X	X	1	7	1	0	1	1	0	0	0	0	1	1	1	13
1	X	X	X	1	0	0	0	1	1	1	0	0	0	1	1	1	
X	0	X	X	1	0	0	0	1	1	1	0	0	0	1	1	1	

- 1 Power on reset
- 2 Valid cycle
- 3 Wait for trap ack
- 4 Trap ack is set and it is a DATAB cycle, so enable data
- 5 Wait state
- 6 Set TX SSYN
- 7 Wait for RX SSYN to clear
- 8 Clear FNA slave data
- 9 Wait state
- 10 End of DATAB cycle
- 11 Valid DATAB cycle
- 12 Wait for RX SSYN to clear
- 13 Clear TX SSYN, end of DATAB cycle

3A.2 Slave DATQ(B) Cycle

Figure 3-6 and Figure 3-7 illustrate the slave DATQ(B) cycle.

In state 0, when COMC DSK VAL ADR L, COMC DSK RX MSYN H, and COMC DSK RX CI H are asserted and applied to the slave I/O FSM (E104), a DATQ cycle initiation is indicated. With a DATQ cycle indicated, the slave I/O FSM (E104) asserts COMA TRAP REQ H and waits for the assertion of COMD TRAP ACK H. COMC TRAP REQ H is applied to the trap logic to initiate a trap routine.

Also, COMA TRAP REQ H clocks the data on the UNIBUS data lines into the slave RX data registers (E52, E38) by means of UNIBUS receivers (COMN RX DATA <15:0> H).

Trap macrocode asserts COMD TRAP ACK H. COMD TRAP ACK H is applied to the slave I/O FSM (E104) to inform the slave I/O FSM (E104) that the trap macrocode has read the data from the slave RX data registers (E52, E38).

COMF LS RD CLK TX DATA LO L, performed in the bit trap mode, clocks the NAND of COML MWR <17:16> H into the trap ACK flip-flop (E103). This asserts COMD TRAP ACK H that is applied to the slave I/O FSM (E104). Since COMA TRAP REQ H is the preset to the trap ACK flip-flop (E103) prior to COMA TRAP REQ H being asserted, COMD TRAP ACK L is deasserted.

With the assertion of COMD TRAP ACK H, the slave I/O FSM (E104) asserts COMA TX SSYN H and enters state 7. COMA TX SSYN H is applied to the bus master device by means of UNIBUS drivers (E109, COMA TX SSYN H), and the UNIBUS (BUS SSYN H). Asserting COMA TX SSYN H informs the bus master that the DMF32 interface has received the data from the UNIBUS.

The bus master device deasserts BUS MSYN L to indicate that the bus master device considers the data transfer complete. BUS MSYN L is applied to the slave I/O FSM by means of the UNIBUS (BUS MSYN L), UNIBUS receivers (COMN RX MSYN L), and the deslaving flip-flops (COMC DSK RX MSYN H).


Applying the deasserted COMC DSK RX MSYN H to the slave I/O FSM causes the slave I/O FSM (E104) to deassert COMA TX SSYN H. The deasserted COMA TX SSYN H informs the bus master device that the DMF32 interface has concluded the data transfer. COMA TX SSYN H is applied to the bus master device by means of the UNIBUS driver (E109), and the UNIBUS (BUS SSYN L). Now the UNIBUS slave cycle handshaking is complete.

3A.3 Slave DATI Cycle

Figure 3-6 and Figure 3-7 illustrate the DATI cycle.

In state 0, when COMC DSK VAL ADR L and COMC DSK RX MSYN H are asserted, and COMC DSK RX CI H is deasserted, the slave I/O FSM (E104) initiates the DATI cycle by asserting COMA TRAP REQ H. The slave I/O FSM (E104) is now in state 1. The trap macrocode loads the TX data RAMs (E29, E30) with the high byte of data from the local store by means of the bus (BUS <7:0> H) by asserting COMF LS RD CLK TX DATA H/L. Next, the macrocode asserts COMF LS RD CLK TX DATA LO L, which clocks the low byte of data into the TX data RAMs (E29, E30) by means of the bus. COMF LS RD CLK TX DATA LO L also clocks the trap ACK flip-flop (E103), which causes the trap ACK flip-flop (E103) to assert COMD TRAP ACK H.

The COMD TRAP ACK H is applied to the slave I/O FSM (E104). COMD TRAP ACK H informs the slave I/O FSM that the requested data in the TX data RAMs can be applied to the UNIBUS. The slave I/O FSM (E104) asserts COMA ENA SLAVE BUS DATA L to apply data to the UNIBUS data lines. COMA ENA SLAVE BUS DATA L is applied to E104, which produces COMA ENA BUS DATA L. COMA ENA BUS DATA L is applied to the UNIBUS drivers that apply the data to the UNIBUS.



MS-001-15

Figure A-7 Slave Control FSM Flow

The slave I/O FSM (E104) enters state 2. The next state, state 3, is a wait state. State 3 provides the time to apply the data to the UNIBUS before the slave I/O FSM (E104) asserts COMA TX SSYN H. The slave I/O FSM (E104) asserts COMA TX SSYN H. COMA TX SSYN H is applied to the master device by means of the UNIBUS drivers (E109) and the UNIBUS (BUS SSYN L). The slave I/O FSM (E104) is now in state 4.

Looping in state 4, the slave I/O FSM (E104) waits for the master device to deassert BUS MSYN L. The master device deasserts BUS MSYN L to indicate to the DMF32 that the bus master device considers the data transfer complete. BUS MSYN L is applied to the slave I/O FSM (E104) by means of the UNIBUS receivers (E109, COMA RX MSYN L) and the deskewing flip-flops (E101, E102, COMC DSK RX MSYN H).

After the slave I/O FSM (E104) detects COMC DSK RX MSYN H being deasserted, the slave I/O FSM (E104) deasserts COMA ENA SLAVE BUS DATA L to remove the data from the UNIBUS and enters state 5. Next, state 6 is entered. State 6 is a wait state that provides the time to remove the data from the UNIBUS before COMA TX SSYN H is deasserted.

The slave I/O FSM (E104) deasserts COMA TX SSYN H and COMA TRAP REQ H. The deasserted COMA TX SSYN informs the bus master device that the DMF32 interface has concluded the data transfer. COMA TX SSYN H is applied to the bus master device by means of the UNIBUS drivers (E109) and the UNIBUS (BUS SSYN L). The slave I/O FSM (E104) enters state 0 to complete the DATI cycle.

3.4.4 Slave DATIP Cycle

A DATIP cycle is a DATI cycle followed by a DATO(B). The DMF32 interface uses two separate UNIBUS cycles to perform a DATIP. After asserting COMD TRAP ACK H, the trap microcode examines COMB REG C0 H to distinguish between a DATIP cycle and a DATI cycle.

If a DATIP cycle (COMB REG C0 H is asserted) is to be performed, the microcode asserts COMF INHIBIT PUP H, enables traps, and then jumps to a wait loop. The DATO(B) cycle traps to this wait loop. COMF INHIBIT PUP H is asserted to inhibit pushing the stack when the DATO(B) trap occurs. The DATO(B) trap code clears COMF INHIBIT PUP H prior to returning from the trap code.

3.5 TRAP LOGIC

The trap logic circuit consists of a trap control FSM (E117), multiplexers (E112, E113), data I/O status register (E90), and register C0 flip-flop internal to E117.

The trap logic handles the trap requests and transfers control to the trap routines. The trap control FSM (E117) controls entry to the trap routines, while the multiplexers (E112, E113) provide the trap addresses. There are 32 possible trap addresses, ranging from FE0 to FFF (hex).

3.5.1 Trap Control

The trap control FSM (E117) controls the traps. COML MWR < 25:24 > H is applied to the trap control FSM (E117) to enable traps or disable traps during a DER microinstruction. Refer to Table 3-8 for the COML MWR < 25:24 > H bit configuration for trap control.

Table 3-8 Trap Control

COML MWR		Trap Control
25	24	
0	0	no change
0	1	disable traps
1	X	enable traps

During a DER microinstruction, the no-change encoding has no effect on the trap control FSM (E117). A disable traps command inhibits any further traps from occurring until a subsequent enable traps command is performed. The microinstruction that disables traps cannot be trapped. An enable traps command enables the traps.

COML MWR <7:5> H is also applied to the trap control FSM (E117). Refer to Figure 3-8. The trap control FSM (E117) decodes COML MWR <7:5> H to determine if a DER instruction is being performed. During powerup, COMD DSK TRAP REQ H is applied to the trap control (E117) to disable traps. When the trap control FSM (E117) asserts COMB TRAP L, a microtrap is initiated. Refer to Table 3-9 for the truth table of the trap control FSM (E117).

The slave I/O FSM (E104) initiates the trap request by asserting COMA TRAP REQ H and applying COMA TRAP REQ H to the trap request flip-flop (E103). At time T200, COMA TRAP REQ H is clocked into the trap request flip-flop (E103). The trap request flip-flop (E103) deskews COMA TRAP REQ H and applies COMD DSK TRAP REQ H to the trap control FSM (E117). Applying COMD DSK TRAP REQ H to the trap control FSM (E117) causes the trap control FSM (E117) to assert COMB TRAP L for one microcycle if trap control FSM (E117) is in the enable traps state. Refer to Figure 3-9 for trap control FSM (E117) state diagram.

3.3.2 Trap Addresses

The trap control FSM (E117) asserts COMB TRAP L to initiate a trap cycle. COMB TRAP L is applied to the multiplexers (E112, E113) to select the trap microaddress. Applying COMB TRAP L to the multiplexers (E112, E113) causes the multiplexers (E112, E113) to select the data I/O status register (E90) rather than COMB 2911 ADR <4:0> H from the microsequencers, for the low five bits of the next microaddress.

The data I/O status register contains COMN RX ADR <4:1> H from the UNIBUS receivers and COMN RX C1 H, a UNIBUS control bit, from the UNIBUS receivers. These five bits provide the low five bits of the next microaddress, while the multiplexers (E112, E113) assert the next higher three bits (COMB MW ADR <7:5> H). The three most significant bits of the microaddress are produced by COMB TRAP H being applied to the microsequencer (E121). COMB TRAP H forces the output of the microsequencer (E121) to tristate (high). Thus, the eleven bits of the next microaddress consist of five lower bits from the data I/O status register (E90), the next higher three bits are from the multiplexers (E112, E113; all high), and the most significant three bits are from the microsequencer (E126; all high).


3.3.3 The Trap Routine

The next microinstruction to be executed is the first microinstruction of the trap routine. COMB TRAP L is also applied to the microsequencers (E126, E115, E116) to prevent the incrementer in the microsequencer from incrementing. The address of the microinstruction it would have been performed if there were no trap is clocked into the microprogram counter of the microsequencers (E126, E115, E116) at the end of the cycle. The first microinstruction of the trap code, therefore, pushes the microprogram counter onto the stack. This microinstruction must also jump out of the 32-word jump table. Jumping and pushing the stack is done by performing a jump to a routine microinstruction. During a trap operation, the trap control FSM automatically enters the disable trap state.

The UNIBUS receivers apply COMN RX C0 H to the data I/O register (E90). From the data I/O status register (E90), COMN RX C0 H is clocked into the register C0 flip-flop by COMB REG C0 H to distinguish between the DATA and DATIP cycle.

Table 3-9 Trap Control FSM Truth Table

INPUTS					PRESENT STATE		O/P		NEXT STATE	
COML MWR					COMC TRAP REQ#	NO	COMC TRAP#	TRAP#	NO	
25	24	7	6	5						
1	X	1	0	1	X	1	1	0	1	ENA TRAPS
0	X	1	0	1	X	1	1	1	1	STAY DISAB
X	X	0	X	X	X	1	1	1	1	STAY DISAB
X	X	X	1	X	X	1	1	1	1	STAY DISAB
X	X	X	X	0	X	1	1	1	1	STAY DISAB
1	X	1	0	1	1	0	0	1	1	TRAP IN PROG
X	0	1	0	1	1	0	0	1	1	TRAP IN PROG
1	X	1	0	1	0	0	1	0	0	STAY ENA
X	0	1	0	1	0	0	1	0	0	STAY ENA
0	1	1	0	1	X	0	1	1	1	DISAB TRAPS
X	X	0	X	X	1	0	0	1	1	TRAP IN PROG
X	X	X	1	X	1	0	0	1	1	TRAP IN PROG
X	X	X	X	0	1	0	0	1	1	TRAP IN PROG
X	X	0	X	X	0	0	1	0	0	STAY ENA
X	X	X	1	X	0	0	1	0	0	STAY ENA
X	X	X	X	0	0	0	1	0	0	STAY ENA



7-1-100-100

Figure 3-4 Trap Control FSM States

3.4 MICROSEQUENCE LOGIC

The microsequence logic consists of a microsequence control (E117) and three 2911 microprogram sequencers. The three cascaded 2911 microprogram sequencers provide a 12-bit address. The 12-bit microprogram address addresses the 4K words of the PROM control store to sequence through a series of microinstructions.

Figure 3-10 is a block diagram that illustrates the microsequence logic.

3.4.1 Microsequence Control

The microsequence control (E117) controls the three 2911 microprogram sequencers. The outputs from the microsequence control (E117) that are applied to the three 2911 microprogram sequencers determine the data source for the next microinstruction address. The selected data source, which is the address of the next microword from the PROM control store, is applied to the bus from the 2911 microprogram sequencers.

The inputs to the microsequence control (E117) are defined in Table 3-10. Table 3-13 is the truth table for the microsequence control (E117).

Table 3-10 Microsequence Control Inputs

Input	Definition
COMI MWR (2:0) H	For a conditional jump microinstruction (i.e. COMI MWR (7:5) H equals "11"), COMI MWR (2:0) H has the meanings listed in Table 3-11. For any microinstruction other than a conditional jump, COMI MWR (2:0) H has the meanings listed in Table 3-12.
COMI MWR (7:5) H	These three bits determine the type of microinstruction to be performed.
COMA REG ALU N H COMA REG ALU Z H COMA REG ALU C H	These three bits are registered ALU condition codes.
COMA AUX ALU Z H	COMI AUX ALU Z H is also the registered ALU zero bit; however, this bit is different from COMA REG ALU Z H in the following way: COMA REG ALU Z H is clocked into the ALU condition code register (with the other condition codes) depending upon the status of COMI MWR (3) H, while COMI AUX ALU Z H is always clocked into a flip-flop at the end of each microinstruction. The COMI AUX ALU Z H bit is the only ALU condition used by TRAP microcode.
COMI INHIBIT PUPH	When the microcode sets this bit, pushing and popping of the stack is inhibited. This bit is used with an interleaved slave read-modify-write (NIBLS) cycle.
COMB REG CO H	This bit is the NIBLS CO control bit that is tested by the trap microcode.

Table 3-11 COMI MWR (2:0) H (Conditional Jump)

COMI MWR (2:0) H			Condition
2	1	0	REG ALU N
0	0	0	REG ALU Z
0	0	1	REG ALU C
0	1	0	AUX ALU Z
0	1	1	DATRCO
1	0	0	Unconditional jump to subroutine (JSB)
1	0	1	Unconditional jump and pop stack
1	1	0	Unconditional jump and trap stack
1	1	1	Unconditional jump

Table 3-12 COM1 MWR (20) H (Non-Conditional Jump)

COM1 MWR (20) H				
	2	1	0	next address source
	0	0	0	microprogram counter
	0	0	1	microprogram counter
	0	1	0	microprogram counter
	0	1	1	microprogram counter
	1	0	0	stack then POP(RSB)
	1	0	1	stack then POP(RSB)
	1	1	0	stack then POP(RSB)
	1	1	1	stack then POP(RSB)

Table 3-13 Microsequence Control Truth Table

COM1 MWR 76	COM1 MWR 210	COM1 REG ALU N Z C	COM1 ALU Z	COM1 REG C0	COM1 INHIBIT PLP	OUTPUTS SI SB FE PLP				
11	000	0XX	X	X	X	0	0	1	X	ALL NUSC
11	000	1XX	X	X	X	1	1	1	X	ALL NSC
11	001	X0X	X	X	X	0	0	1	X	ALL ZUSC
11	001	X1X	X	X	X	1	1	1	X	ALL ZSC
11	010	XXX0	X	X	X	0	0	1	X	ALL CUSC
11	010	XXX1	X	X	X	1	1	1	X	ALL CSC
11	011	XXX	0	X	X	0	0	1	X	ALL XZUSC
11	011	XXX	1	X	X	1	1	1	X	ALL XZSC
11	111	XXX	X	X	X	1	1	1	X	UNCOND JUMP
11	101	XXX	X	X	1	1	1	1	X	UNCOND JUMP
11	101	XXX	X	X	0	1	1	0	1	UNCOND JSB
11	110	XXX	X	X	1	1	1	1	X	UNCOND JUMP
11	110	XXX	X	X	0	1	1	0	0	UCD PAP & POP
11	100	XXX	X	0	X	0	0	1	X	DAT COUNSC
11	100	XXX	X	1	X	1	1	1	X	DAT COSC
0X	1XX	XXX	X	X	0	1	0	0	0	STK & POP
X0	1XX	XXX	X	X	0	1	0	0	0	STK & POP
0X	1XX	XXX	X	X	1	1	0	1	X	STK
X0	1XX	XXX	X	X	1	1	0	1	X	STK
0X	0XX	XXX	X	X	X	0	0	1	X	UPC
X0	0XX	XXX	X	X	X	0	0	1	X	UPC

3.6.2 Address Source Selection

S1 and S0 are select lines. These select lines are applied to the internal multiplexer of the 2911 microprogram sequencer from the microsequencer control (E117). The internal multiplexer selects one of the three address sources for the next microaddress source. Table 3-14 lists the microaddress source selection.

Table 3-14 Microaddress Source Selection

S1	S0	Address Source
0	0	microprogram counter
0	1	not used
1	0	stack
1	1	direct input (COMB MWR (25 16) H)

When the direct input is selected the address in the microword is applied to the bus. The direct input is applied to the bus via the 2911 internal multiplexer and tri-state control.

When the microprogram counter is selected the address from the internal multiplexer is applied to the incrementer. The incrementer increments the address and applies the address to the microprogram counter, that applies the address to the bus via the internal multiplexer and the tri-state control.

If there is a trap request, COMB TRAP1 is asserted. Asserting COMB TRAP1 prevents the incrementer from incrementing. It also prevents the address of the microinstruction that would have been executed if there were no trap request from incrementing. This is clocked into the microprogram counter at the end of the cycle. The first microinstruction of the trap code pushes the microprogram counter onto the stack.

The 12-bit/four-word stack file can be selected as a source to the internal multiplexer. The stack file provides return address linkage, when subroutines are being executed. The stack pointer always points to the last word written into the file. The stack pointer operates as an up/down counter with separate push/pop (P/P) input and file enable (FE) input.

The two bits PUP and FE are applied to the stack counter up/down counter from the microsequence control (E117). These two bits determine if the stack is either pushed or popped, or not changed. Refer to Table 3-15 for PUP/FE stack operation selection.

Table 3-15 PUP/FE Stack Operation Selection

FE	PUP	Operation
0	0	PDP stack (decrement stack pointer)
0	1	push stack (increment stack pointer then push microprogram counter onto stack)
1	X	no change

When FE is clear (low) and the PUP is set (high), the push operation is enabled. The stack pointer is incremented and the stack file is written with the required return address. The return address is the next microinstruction address following the subroutine jump that initiated the push operation.

When FF and PUP are both clear (low), a pop operation is performed. The return address on the stack is used to return from the subroutine. At the next low to high transition of COMM T150-T200 L, the stack pointer is decremented.

If FF is set (high), the stack pointer is not incremented or decremented, regardless if PUP is set (high) or cleared (low).

3.7. CONTROL STORE AND PARITY LOGIC

The microword originates in the PROM control store. Refer to Figure 3.11. The PROM control store consists of nine $4K \times 4$ PROMs. These PROMs provide a 36-bit wide word (5 control bits and 1 even parity bit). The microword (COMB MW (15:0) H) is read out of the PROM control store when the microprocessor addresses (COMB MW ADDR (11:0) H) the PROM control store. From the PROM control store the microword is read into the microword registers at time T200 (COMB DSK PONT and COMA ALL Z H are also clocked into microword registers at time COMM T150 to 200).

When the microword is read out of the PROM control store, the microword is also applied to the parity checker. COMB FATAL FAULT H from the eight-bit latches is also applied to the parity checker. At time T150, the output of the parity checker is applied to the device sick flip-flop.

Whenever there is no parity error (that is, COMB DEVICE SICK H is deasserted), the green LED remains on. If a parity error is detected (that is, COMB DEVICE SICK H is asserted), the green LED is set off and microinstructions stop executing. COMB DEVICE SICK H is also applied to the master control FSM and interrupt control FSM, so that these FSMs will be initialized in the event of a parity error.

3.8. MASTER CLOCK

The master clock circuitry provides the internal timing for the DMF-32.

Refer to Figure 3.12 for the following description of the master clock circuitry.

The 40.0 MHz oscillator (E147) provides the reference signal for all the clock signals, except for the baud rate generators. The 40.0 MHz signal is applied to the divide-by-four flip-flops (E131, E78). The divide-by-four flip-flops (E131, E78) divide and buffer the 40 MHz signal. The divide-by-four flip-flops produce COMM CLK H.

COMM CLK H, a 10 MHz square wave, is applied to the clock phase generator (E146, E78, E119, E124, E8). COMM CLK H causes the clock phase generator to produce the clock phases. The clock phases provide the internal timing for the DMF-32 interface. The phases are as follows:

- COMM T0-SCH
- COMM T50+150 H
- COMM T100-200 H
- COMM T150-200 L
- COMM T100-150 H
- COMM T50-150 L
- COMM T50-150 H

When COMB RX (X LO) H is asserted, the clock phase generator is inhibited except for the COMM T50+150 H output. COMM T50+150 H remains active and is applied to the interrupt control FSM (E106), master control FSM (E104), and slave LOFS23 (E104) to prevent hanging up the UNIBUS.

COMB RX (X LO) H is asserted whenever BUS (X LO) H is asserted on the UNIBUS. BUS (X LO) H is asserted to inform bus devices that the dc power is about to fail. When a parity error is detected, COMB DEVICE SICK H is asserted. COMB DEVICE SICK H remains asserted until COMB DSK PONT is asserted. COMB DSK PONT is asserted whenever either COMB RX (X LO) H or COMB RX (X HI) H (interrupt W) must be installed is asserted.




Figure 3-12 Master Clock

The single-step circuitry consists of the preset and clear inputs of the divide-by-four flip-flops (E131, E78), a single-step toggle switch (S1), BR priority dip switch (E77), and pullups (R27).

NOTE

S1 is not installed in this revision.

To single step, the dip switch SP-10 on the BR priority switch pack (E77) is closed to ground COMC SINGLE STEP SELL. Single-step switch S1 is toggled to alternately preset and clear the divide-by-four flip-flops. Each toggle of the single-step switch causes a new phase to be entered. Therefore, the single-step switch is toggled four times to execute one microinstruction.

3.9 ARITHMETIC AND LOGIC UNIT

The arithmetic and logic unit circuit consists of a shift control (E164), a DE/LS read decode circuit (E89, E88, E101), an ALU condition code register (E117), and two 2901 4-bit bipolar microprocessors. The 2901 4-bit bipolar microprocessors are cascaded to form an 8-bit data path.

Refer to Figure 3-13 for the following description of the arithmetic and logical unit:




Figure 3-13 Arithmetic and Logic Unit (Sheet 1 of 2)




Figure 3-13 Arithmetic and Logic Unit (Sheet 1 of 2)

3.9.1 ALU Functions

The ALU is a high-speed arithmetic/logic circuit that can perform three binary arithmetic functions and five logic functions. Applying COML MWR (71, 29) H to the ALU function decoder circuit selects one of eight functions to be performed. Table 3-16 defines the ALU function selection.

3.9.2 Shift Control

The shift control (E104) controls the shift logic by writing and reading shift data to the RAM shifter circuit and the Q shifter circuit. COMA RAM MSB H and COMA RAM LSB H are applied to the RAM shifter circuit, while COMA O MSB H and COMA RAM LSB H are applied to the Q shifter.

Applying COML MWR <33> H and COML MWR <10> H to the shift control (E104) determines the shift operation. COML MWR <33> H determines the direction of the shift or rotate. COML MWR <10> H specifies the end conditions for a single or double precision shift/rotate. Table 3-17 defines the bit codes for the shifts and rotates.




Figure 3-13 Arithmetic and Logic Unit (Sheet 2 of 2)

FOR ENLARGED AP?

PLEASE SEE FOLLOWING

FRAME(S).




Figure 3-13 Arithmetic and Logic Unit (Sheet 2 of 2)

Table 3-16 ALU Function Selection

COM1 MWR: 31:29, H			ALU Function
31	30	29	
0	0	0	R plus S plus carry-in
0	0	1	S minus R minus carry-in
0	1	0	R minus S minus carry-in
0	1	1	R or S
1	0	0	R and S
1	0	1	R and S
1	1	0	R EX-OR S
1	1	1	R EX-NOR S

Table 3-17 Shift Control (E104) Truth Table

COM1 MWR			Operation	COM1A RAM		COM1A Q	
31	1	0		MSB	LSB	MSB	LSB
0	0	0	sp shift down	0	HI Z	0	HI Z
0	0	1	dp shift down	0	HI Z	RAM LSB	HI Z
0	1	0	sp rotate down	RAM LSB	HI Z	Q LSB	HI Z
0	1	1	dp rotate down	Q LSB	HI Z	RAM LSB	HI Z
1	0	0	sp shift up	HI Z	0	HI Z	0
1	0	1	dp shift up	HI Z	Q MSB	HI Z	0
1	1	0	sp rotate up	HI Z	RAM MSB	HI Z	Q MSB
1	1	1	dp rotate up	HI Z	Q MSB	HI Z	RAM MSB

Applying COM1 MWR (34:32) H to the ALU destination decode circuit produces control signals that control the RAM shifter circuit. The RAM shifter circuit either non-shifts, shifts up one position (toward MSB) or shifts down one position (toward LSB) the input data to the RAM.

The Q shifter has two input lines, COM1A Q MSB H and COM1A Q LSB H. These two input lines operate similarly to the RAM shifter circuit inputs, COM1A RAM MSB H and COM1A RAM LSB H. When in the shift-up or shift-down mode, the Q register is shifted in a specified direction with the data input/output line of the Q register being an input line for a shift up or an output line for a shift down. In the no-shift mode, the Q input/output lines of the Q register are tri-state.

3.9.3 RAM and A/B Latches

Either COM1 MWR (11 8) H or COM1 MWR (15 12) H addressing the RAM (16 addressable registers) reads out a data file. COM1 MWR (11 8) H reads out a data file from the RAM into the A latch, while COM1 MWR (15 12) H reads out a data file from the RAM into the B latch. When both COM1 MWR (11 8) H and COM1 MWR (15 12) H are identical, the same data file is applied simultaneously at both the A and B outputs.

The clock input (COMM T150 200) L controls the RAM, the A and B latches, and the Q register. Whenever (COMM T150 200) L is deasserted, the data from the RAM outputs are applied to the ALU via the A and B latches. When (COMM T150 200) L is asserted, both latch A and latch B latch the last data entered in the latches. Asserting (COMM T150 200) L whenever COM1 MWR (14 12) H is coded to enable a file write operation, new data, as defined by the four-bit B address field, is written into the RAM. Data is clocked into the Q register on the low-to-high transition of (COMM T150 200) L.

The operands from the bus (BL S (7 0) H) and the Q operands provide an essential function. The BL S (7 0) H input loads the RAM with external data (e.g., local store data). The Q register is an internal eight-bit data source that can be used for multiply/divide operations, as a data-holding register, or as an accumulator.

3.9.4 ALU Source Operands

The high-speed ALU can perform three binary arithmetic and five logic operations on the two eight-bit input words (R(7 0) and S(7 0)). The R input field is applied by a two-input multiplexer, whereas the S input field is applied by a three-input multiplexer. Both the R and S multiplexers have an inhibit capability, where no data is applied to the arithmetic logic unit, which is the equivalent of a zero source operand. The A output of the RAM and the BL S (7 0) H are applied to the R-input multiplexer, while the S input multiplexer has three inputs: one from the A output of the RAM, one from the B output of the RAM, and one from the Q register.

3.9.5 Source Operand Selection

Applying COM1 MWR (28 26) H to the ALU source operand decoder circuit selects the source operand. Table 3-18 defines the source operand selection.

Table 3-18 Source Operand Selection

COM1 MWR (28 26) H			ALU Source Operands	
28	27	26	R	S
0	0	0	Work Register [A]	0
0	0	1	Work Register [A]	Work Register [B]
0	1	0	0	Q register
0	1	1	0	Work Register [B]
1	0	0	0	Work Register [A]
1	0	1	BL S (7 0) H	Work Register [A]
1	1	0	BL S (7 0) H	Q register
1	1	1	BL S (7 0) H	0

3.9.6 ALU Destination

Outputs from the ALU can be applied and stored in either the RAM or the Q register, or can be applied to the bus. Applying COM1 MWR (34:32) H to the ALU destination decode circuit enables one of eight destinations to be selected. Table 3-19 lists the destination selection codes.

The three state control circuit is enabled by the DER/LS read decode circuit output, when this control signal is deasserted, the outputs of the three state control circuit are tri-state disabled. The output of the three state control is tri-state disabled whenever there is a DER read microinstruction (i.e., COM1 MWR (23) H, COM1 MWR (7) H, and COM1 MWR (5) H are all asserted) or a LS RD microinstruction is being performed (i.e., MWR (7) not asserted). Also COM1 TO-SO H disables the output of the three state control circuit from time T0 to T40.

The two input multiplexer selects either the VOLTAGE of the RAM or the ALU output. COM1 MWR (34:32) H being applied to the ALU destination decode circuit controls the destination selection.

3.9.7 Condition Codes

The condition code register (E117) is clocked with ALU condition codes at the end of each cycle if COM1 MWR (3) H is asserted. The condition codes are defined in Table 3-20.

Table 3-19 ALU Destination Codes

COM1 34	MWR 33	(34:32) 32	H ALU Destination	DER/LS Read Decode (Circuit is asserted (low))
0	0	0	Q register - ALU	BUS (7:0) = ALU
0	0	1	none	BUS (7:0) = ALU
0	1	0	work register [B] - ALU	BUS (7:0) = work register [A]
0	1	1	work register [B] - ALU	BUS (7:0) = ALU
1	0	0	work register [B] - ALU * 2 ⁸	
1	0	1	Q register - Q register * 2 ⁸	BUS (7:0) = ALU
1	0	1	work register [B] - ALU * 2 ⁸	BUS (7:0) = ALU
1	1	0	work register [B] - ALU * 2	
1	1	1	Q register - Q register * 2	BUS (7:0) = ALU
1	1	1	work register [B] - ALU * 2	BUS (7:0) = ALU

Table 3-20 Condition Codes

Condition Code	Definition
COM1 ALU Z H	The result of an ALU operation is zero.
COM1 ALU V H	The results of an arithmetic two-complement operation has overflowed into the sign bit.
COM1 ALU N H	Most significant bit (sign bit) output of the ALU.
COM1 ALU C H	Carry out of the ALU.

* Result of the ALU operation is shifted right one bit and is used as condition.

3.10 LOCAL STORE CONTROL

The local store control circuitry consists of local store (two 1K x 4 RAMs, E129, E130), decoder (E108), NOR gates (E132), multiplexers (E96, E106, E107), process register (E95, E94, E82), indirect address register (E55), AND gates (E97, E98), and TX data RAMs (E37, E29, E50, E30).

In one microcycle, local store control circuitry can read data from the local store into a working register, or write data from a working register to local store. The DMF32 microarchitecture cannot perform read modify write cycles to and from the local store.

Refer to Figure 3-14 for the following descriptions of the local store write (Section 3.10.1), local store read (Section 3.10.2), local store addressing (Section 3.10.3), and special local store instructions (Section 3.10.4).

3.10.1 Local Store Write

COML MWR[7:5] = H is applied to the decoder (E108). If COML MWR[7:5] = H equals "100," a local store write microinstruction is performed. When the decoder (E108) detects a local store write to be performed, the decoder (E108) asserts COME LS WRITE L. COME LS WRITE L is applied to the NOR gates (E132), at time COMM Y50 Y50 L, with COME LS WRITE L asserted. Both WRITE ENABLE and CHIP ENABLE signals are asserted and applied to the local store to perform the local store write microinstruction.

3.10.2 Local Store Read

COML MWR[7:5] = H is applied to the NOR gates (E132). When COML MWR[7:5] = H is deasserted, the NOR gates (E132) asserts and applies CHIP ENABLE to the local store to perform a local store read microinstruction.

3.10.3 Local Store Addressing

A 10-bit address is used to address the local store. The two most significant address bits (COML MWR[25:24] = H) are applied to the multiplexers (E96, E106, E107). COML MWR[25:24] = H selects the address source for the local store. Refer to Table 3-21 for the local store address source selection.

When COML MWR[25:24] = H equals either "00" or "01," the multiplexers (E96, E106, E107) select COME LS ADR[7:0] = H from the indirect address register (E55) for the low byte of the local store address. This address can indirectly address the first 512 locations of the local store. Refer to Figure 3-15.

When COML MWR[25:24] = H equals "10," the multiplexers (E96, E106, E107) select the low byte of the local store address from two sources. The low nibble of the address low byte is COML MWR[19:16] = H, while the high nibble is from the process register (COME PROC[3:0] = H). The address divides the 256-byte process space into 16 segments of 16 bytes each. The process register (COME PROC[3:0] = H) addresses a particular 16-byte segment, while macrocode (COML MWR[19:16] = H) directly addresses each of the 16 bytes within the segment.

If COML MWR[25:24] = H equals "11," the macrocode (COML MWR[23:16] = H) provides the low byte of the local store address. Microinstructions directly address this 256-byte segment of the local store.

3.10.4 Special Local Store Read Instructions

Two special local store read instructions are used for trap routines. When COML MWR[7:5] = H equals either "010" or "011," local store data is clocked into one of the two special discrete external registers (E37, E29, E50, E30). If COML MWR[7:5] = H equals "010," the decoder (E108) asserts COME LS READ CLK TX DATA LOL. COME LS READ CLK TX DATA LOL clocks local store data into the low byte of TX data RAMs (E37, E29, E50, E30). COML MWR[17:16] = H specifies the location in the TX data RAMs (E37, E29), which is to be loaded.




Figure 3-14 Local Store Control

If COME MWR = 75 = H (equal 011), the decoder (F100) asserts COME LS READ CLK TX DATA H/L. COME LS READ CLK TX DATA H/L clocks the local store data into the high byte of the data RAMs. COME MWR = 17 16 = H specifies the location in the TX data RAMs (E50, E30), which is to be loaded. Refer to Figure 3-16.

Table 3-21 Local Store Address Source Selection

MWR #25:24	Address Source
0 0	COME LS (70) H
0 1	COME LS (70) H
1 0	COME PROC (30) H COME MWR (19 18) H
1 1	COME MWR (20 18) H

INDIRECTLY ADDRESSABLE
PROCESS SPACE
DIRECTLY ADDRESSABLE

COME MWR #25:24 = H

0 0

0 1

1 0

1 1

Figure 3-15 Local Store Addressing

TX DATA #0-15 L	COME MWR #17:16 = H (WRITE ADDRESS)
MASTER TX DATA	0 0
INTERRUPT VECTOR	0 1
UNUSED	1 0
SLAVE TX DATA	1 1

Figure 3-16 TX Data RAM Register Addressing

3.11 REGULAR DISCRETE EXTERNAL REGISTERS READ/WRITE CYCLES

Microcode executes a DER microinstruction to access a regular discrete register (DER). Each regular discrete external register is either read or write only. When COM1 MWR (23) H is deasserted, a DER write is performed, while if COM1 MWR (23) H is asserted, a DER read is performed. COM1 MWR (22:16) H specifies the address of a discrete register. Since there are more addresses than there are physical registers, most of the discrete registers respond to multiple addresses. Also, a read-only or write-only register can have the same address.

COM1 MWR (22) H determines between a regular DER cycle or a slow read or write cycle. When COM1 MWR (22) H is asserted, a regular DER cycle is performed, while if COM1 MWR (22) H is deasserted, a slow read or write cycle is performed. Refer to Section 3.2 for the description of a slow read or write cycle.

3.11.1 Regular Discrete External Register Read

Refer to Figure 3.17 for the following description of the regular DER read.

The decoder (E108) decodes COM1 MWR (7:5) H to determine if a DER microinstruction is to be performed. If COM1 MWR (7:5) H equals "101", then decoder (E108) asserts COME DISC REG R/W L, which is applied to decoder (E80, E84, E118). With COME DISC REG R/W L, COM1 MWR (22) H (DER access), and COM1 MWR (23) H (DER read) asserted, one of the outputs of the decoder (E80, E84, E118) is asserted. The address (COM1 MWR (21:19) H) selects the output of the decoder (E80, E84, E118) that is to be asserted. Refer to Table 3.22 for the address selection of the decoder (E80, E84, E118). Table 3.23 is the DER read register map.

The enable input (COMM T0:50 H) of the decoder (E80, E84, E118) prevents the decoder (E80, E84, E118) from asserting an output at time T0:50. This permits a previously enabled tri-state output to return to the high Z state before another register is enabled. The outputs of decoder (E80, E84, E118) are applied to the read-only discrete external registers so as to gate the contents of the register directly into the bus when read.

The data multiplexers (E22, 41, 42, 74), consisting of eight 4-to-1 multiplexers, are used to multiplex in both external and internal signals to the DMF32. The eight outputs from the data multiplexer (E22, 41, 42, 74) are applied to the data multiplexer register (E71) which deskeys the eight inputs. The data multiplexer register (E71) is clocked at time COMM T150:200 L, so that COM1 MWR (18:17) H sets up the data multiplexer (E22, 41, 42, 74) one microcycle prior to reading in the data multiplexer register (E71). When reading in more than one byte from the data multiplexer (E22, 41, 42, 74), pipelining can be used. Refer to Table 3.24.

The UNIBUS address switches multiplexer (E66, E77) and the data multiplexer register (E71) are used to read in the values of the UNIBUS address switches. This is done so that the microcode can determine the UNIBUS address of the DMF32 to be used for memory access to itself as part of the power-up self test. The UNIBUS address switches are read in one bit at a time. COM1 TS ADR (20) H indicates which UNIBUS switch bit is to be read.

Table 3-22 Decoder (E20) Address Selection

Address Bits			Selected Output
21	20	19	
0	0	0	COM1 SLAVE RX DATA HI ENA1
0	0	1	COM1 SLAVE RX DATA LO ENA1
0	1	0	COM1 MSTR RX DATA HI ENA1
0	1	1	COM1 MSTR RX DATA LO ENA1
1	0	0	COM1 DATA MUX1 ENA1
1	0	1	COM1 SLOW READ REG ENA1
1	1	0	COM1 DR ENA1
1	1	1	COM1 LITERAL ENA1

Table 3-23 DER Read Register Map

Address MWR (22:16) (hex)	DER Read Register
0-3F	any read of locations 0-3F initiates a slow read cycle
40-4F	slave RX data register-high byte (E-38)
48-4F	slave RX data register-low byte (E-52)
50-5F	master RX data-high byte (E-39)
58-5F	master RX data-low byte (E-68)
60-61	data MUX [0]
62-63	data MUX [1]
64-65	data MUX [2]
66-67	data MUX [3]
68-6F	slow read register (E-70)
70-73	RX DR/LP register-high byte (E6)
74-77	RX DR/LP register-low byte (E5)
78-7F	literal register (E-28)

Table 3-24 Pipelining COM1 MWR (18:17) H

Read One Multiplexer Byte		Read Two Multiplexer Bytes	
Microcycle 1	setup MWR (18:17)	Microcycle 1	setup MWR (18:17)
Microcycle 2	read data multiplexer register	Microcycle 2	read data multiplexer register, setup MWR (18:17) for next read
		Microcycle 3	read data multiplexer register

(COML MWR (18:17) H is applied to the select pins of the data multiplexers (E72,41,42,74). COML MWR (18:17) H selects one of the four inputs to the multiplexer sections. Table 3-25 lists the selection configurations for the data multiplexers.

The input signals to the data multiplexers (E72,41,42,74) are defined in Table 3-26.

The tri-state DR/LP multiplexers (E6,E85) multiplex a word of receive data from the parallel interface onto the bus by means of the DR/LP receivers (E7,E8). COML MWR <18> selects between the high or low byte being applied to the bus.

A literal field from the microword is read by means of the literal buffer (E128) onto the bus into a working register or the Q register by executing a DER read. COME LITERAL ENA L enables the literal buffer (E128). The literal consists of COML MWR <18:16> H, COML MWR <11:8> H, AND COML MWR <0> H.

When the DM132 is a master device, the data from the slave device is loaded into the master RX data registers (E68,69) from the UNIBUS via the UNIBUS receivers. COME MST RX DATA LO ENA L and COME MST RX HI ENA L are applied to the master RX data registers (E68,69) from the decoder (E80). COME MST RX DATA LO ENA L and COME MST RX DATA HI ENA L determine if the low or high byte is applied to the bus respectively.

When the DM132 is a slave device, the data from the master device is loaded into the slave RX data register (E52,53) from the UNIBUS via the UNIBUS receivers. COME SLAVE RX DATA LO ENA L and COME SLAVE RX DATA HI ENA L are applied to the slave RX data registers from the decoder (E80). COME SLAVE RX DATA LO ENA L and COME SLAVE RX DATA HI ENA L determine if the low or high byte is applied to the bus respectively.

Table 3-25 Data Multiplexer Input Selections

COML MWR (18:17) H		Input Pin Selections
18	17	
0	0	0
0	1	1
1	0	2
1	1	3

Table 3-26 Data Multiplexer Signal Inputs

Signal	Definition
COMCSW (70) H	UNIBUS address switch bit, which is selected by COM1LSADR (20) H
COM1USRTXLRNH	This is a status bit from the 2652 USRT, which indicates a transmit under run condition
COM1USRTXBEH	This is a status bit from the 2652 USRT, which indicates a transmit buffer empty condition
COM1USRTXACTH	This is a status bit from the 2652 USRT, which indicates a transmitter active condition
COM1USRTXSAH	This is a status bit from the 2652 USRT, which indicates that receive status is available
COM1USRTXSFH	This is a status bit from the 2652 USRT, which indicates that a sync or flag character has been received
COM1USRTXACTH	This is a status bit from the 2652 USRT, which indicates a receiver active condition
COMVRXDRREQAL	This parallel interface bit is a request line originating from the user device
COMRXUARTORI	This is the ring indicator/modem control signal, which originates from the modem, and is associated with asynchronous line zero
COMNRXADR (0) H	This is the UNIBUS address bit zero. Trap microcode can read this bit to determine whether a DATOB cycle is accessing the high or low byte
COMRXUARTOCTSI	This is the clear to send/modem control signal, which originates from the modem, and is associated with asynchronous line zero
COMRXUARTUSCARL	This is the secondary carrier/modem control signal, which originates from the modem, and is associated with asynchronous line zero
COMRXUARTUSERPXI	This is the user receive/modem control signal, which originates from the modem, and is associated with asynchronous line zero
COMAINTREQ L	This is the UNIBUS interrupt request signal asserted by the interrupt (address F2B4 (E104))

Table 3-26 Data Multiplexer Signal Inputs (Cont)

Signal	Definition
COMA MST REQ L	This is the UNIBUS master request signal asserted by the master control FSM (E1G4)
COMPRX USRT DSR L	This is the data set ready modem control signal, which originates from the modem, and is associated with the synchronous line
COMPRX USRT RIL	This is the ring indicator modem control signal, which originates from the modem, and is associated with the synchronous line
COMPRX USRT CAR L	This is the carrier detect modem control signal, which originates from the modem, and is associated with the synchronous line
COMPRX USRT CTS L	This is the clear to send modem control signal, which originates from the modem, and is associated with the synchronous line
COMC GPS L L	This bit is the state of the general purpose switch (J-75-pin 12)
COMPRX USRT USER RX L	This is the user receive modem control signal, which originates from the modem and is associated with the synchronous line
COMC GPS L H	This bit is the state of the general purpose switch (J-75-pin 11)
J1 DIST PANEL SW 1 L	This bit is the state of the dip switch S3 pin 4 on the distribution module, which indicates to the microcode whether the DR (i.e. parallel interface) or LP (i.e. line printer controller) is to be used
COMV RX DR REQ B L	This parallel interface bit is a request line originating from the user device
COMS RX UART 1 RIL	This is the ring indicator modem control signal, which originates from the modem, and is associated with the asynchronous line 000
J1 DIST PANEL SW 2 L	This bit is the state of the dip switch S3 pin 5 on the distribution module, which indicates to the microcode whether the DR (i.e. parallel interface) or LP (i.e. line printer controller) is to be used
COMS RX UART 1 CTS L	This is the clear to send modem control signal, which originates from the modem, and is associated with the asynchronous line 000

Table 3-26 Data Multiplexer Signal Inputs (Cont)

Signal	Definition
COMSRX1ART1SCARL	This is the secondary carrier modem control signal, which originates from the modem, and is associated with the asynchronous line one.
COMSRX1ART1USIRRX1	This is the user receive modem control signal, which originates from the modem, and is associated with asynchronous line one.
COMA TX MSYN L	This is the UNIBUS master sync control signal originating from the master control FSM (E104).
COMA TX C1 H	This is the UNIBUS C1 control signal originating from the master control FSM (E104).

3.11.2 Register Discrete External Register Write

Refer to Figure 3-18 for the following description of the register DER write.

Decoder (E108) decodes COML MWR < 7,5 > H. If COML MWR < 7,5 > H equals "101," the decoder (E108) asserts COME DISC REG R/W L. With COME DISC REG R/W L asserted, COML MWR < 22 > H asserted, and COML MWR < 23 > H deasserted, the decoder (E84, E118, E81) produces one of six clock signals. This clock signal is applied to the specific DER to be written to COML MWR < 21,19 > H, which is applied to the decoder (E84, E118, E81), determines which one of the six clock signals is to be driven to the low state. Refer to Table 3-27 for the clock signal selection and to Table 3-28 for the DER write register map. The timing signal COMMT100-150 H causes the clock signal to have a positive edge at T150. At time T150, the data is clocked into the specific DER.

COME LS ADR CLK H is applied to the clock of the indirect address register (E55). This register indirectly addresses local store (E129, F130), indirectly addresses the slow read/write registers (E69, E70), and addresses the multiplexer (E66).

COMA TX ADR LCLK H provides the clock for the L NIBL S address register (F67), that contains the low byte of the L NIBL S address used in a DMA transfer. COMA TX ADR HCLK H provides the clock for the L NIBL S address register (F97), that contains the high byte of the L NIBL S address used in a DMA transfer.

COMA TX DR/TP LCLK H provides the clock for the DR/TP data register (F10) that contains the low byte of the DR/TP data, while COMA TX DR/TP HCLK H provides the clock for the DR/TP data register (F9) that contains the high byte of the DR/TP data.

COMA LATCH WE L is the write enable signal that is applied to the addressable latches (F95,94,82). COMA MWR (18,16) H selects one of the eight three-bit registers. When a three-bit register is enabled by COMA LATCH WE L and also is selected by COMA MWR (18,16) H, the data (DL S (2,0) H) is written into the selected register. These registers contain miscellaneous data.

Table 3-29 defines the bits for the eight three-bit registers (F95,94,82).

Table 3-27 Decoder (E81,E84,E113) Clock Selection

Address Bits (OASL MWR (21:19) H)			Selected Clock Signal
21	20	19	
0	0	0	COMP IS ADR CLK H
0	0	1	COMP TX ADR LO CLK H
0	1	0	COMP TX ADR HI CLK H
0	1	1	not used
1	0	0	COMP LATCH WE L
1	0	1	not used
1	1	0	COMP TX DR/LP CLK H
1	1	1	COMP TX DR/LP HI CLK H

Table 3-28 DER Write Register Map

Address Bits (OASL MWR (22:16) H (hex))	DER Write Register
0 H	any write to locations 0 H
	initiates a slow write cycle
40 H	indirect address register (E55)
40 H	transmit address register-low byte (E67)
50 H	transmit address register-high byte (E93)
58 H	no registers
60	latch 0
61	latch 1
62	latch 2
63	latch 3
64	latch 4
65	latch 5
66	latch 6
67	latch 7
68-6F	no registers
70 H	transmit DR/LP register low byte (E11)
70 H	transmit DR/LP register high byte (E10)

Table 3-29 Eight 3-Bit Registers (E95,94,82) Bits

Bits	Definition
COM1 PROC (10) H	These four bits are the process register
COM1 USRT TX CLK SOURCE H	This bit controls the source of the transmit clock for the USRT (E40), and the source of the transmit clock applied to the modem. When this bit is clear, the transmit clock for the USRT (E40) is the one originating from the modem, while the transmit clock applied to the modem is held marking. If this bit is set, the transmit clock for the USRT (E40) originates from the baud rate generator (E12), and the transmit clock applied to the modem also originates from the BRG.
COM1 FATAL FAULT H	This diagnostic bit being set forces a control store parity error
COM1 TX ADR (17,16) H	These two bits are the two most significant bits of the UNIBUS address register
COM1 C1 H	This is the UNIBUS C1 control bit that is applied to master control FSM (E104)
COM1 TX CO H	This is the UNIBUS CO control bit
COM1 USRT RX ENA H	This is the receive enable control bit for the USRT (E40)
COM1 USRT TX ENA H	This is the transmit enable control bit for the USRT (E40)
COM1 USRT MAINT H	This is maintenance control bit for the USRT
COM1 TX DR DATA XMTD1	This is a parallel interface control bit that is applied to the user device
COM1 TX DR CTRL ONE H	This is a parallel interface control bit that is applied to the user device
COM1 TX DR CTRL ZERO H	This is a parallel interface control bit that is applied to the user device
COM1 INHIBIT PUP H	The setting of this bit inhibits any pushing or popping of the microsequencer stack
COM1 TX DR NDR H1	This is a parallel interface control bit that is applied to the user device
COM1 TX DR NDR L01	This is a parallel interface control bit that is applied to the user device

Table 3-29 Eight 3-Bit Registers (F95,94,82) Bits (Cont)

Bits	Definition
COMB USRT SINGLE STEP CLK H	The setting of this bit causes the USRT receive clock to be asserted. COMB USRT SINGLE STEP CLK H is exclusive OR'ed with COMB RX USRT RX CLK H (USRT receive clock originating from the model) to produce COMB USRT RX CLK H (the receive clock that is applied to the USRT).
COMB NPR START H	The zero to one transition of this bit initiates a UNIBUS NPR cycle. COMB NPR START H is applied to the master control FSM (E79).
COMB BR START H	The zero to one transition of this bit initiates a UNIBUS interrupt cycle. COMB BR START H is applied to the interrupt control FSM (E104).

3.12 SLOW READ/WRITE CYCLES

The UARTs, USRT, and BRGs have read and write cycle times that are four microinstructions long. Rather than lengthening the microcycle, the slow read/write cycle logic enables slow access to occur concurrent with other microinstructions.

A slow read cycle is initiated by executing a DER read microinstruction with COMB MWR = 22 + H deasserted. The address of COMB LS ADR = 40 + H for the desired slow device is loaded into the indirect address register (E55) prior to initiating the read. Four microcycles after the read cycle is initiated, the requested data is automatically loaded into the slow read register (E70). While the multicycle slow read is in progress, other microinstructions can be executed. The slow read microinstruction only initiates a slow read cycle and does not read in any data. After waiting three microinstruction states, the microcode reads in the requested data by performing a regular DER read of the slow read register (E70).

A slow write cycle is initiated by executing a DER write microinstruction with COMB MWR = 22 + H deasserted. During this microinstruction, the data from the register is automatically clocked into the slow write register (E68). Prior to initiating the slow write cycle, the address of COMB LS ADR = 40 + H is loaded into the indirect address register (E55). While the multicycle slow write is occurring, other microinstructions can be executed.

3.13 SLOW READ/WRITE CONTROL FSM

Refer to Figure 3-19 for the following description of the slow read and slow write cycles. Table 3-10 shows the required timing between successive slow reads and writes.

The slow read/write control FSM (E117) controls the slow read and write cycles. COMB LS ADR = 54 + H, COMB MWR = 22 + H, and COMB DISC REG R, W L are applied to the slow read/write control FSM. COMB LS ADR = 54 + H selects either the USRT, one of the UARTs, or one of the BRGs to be accessed. Refer to Table 3-31 for the slow device selection. COMB MWR = 22 + H being deasserted specifies a slow DER cycle, if a DER cycle is to be performed. COMB DISC REG R, W L being asserted indicates that a DER microinstruction is being performed.

Table 3-38 Required Timing Between Successive Slow Reads and Writes

Microinstruction				
	Case A	Case B	Case C	Case D
1	SLOW READ INIT	SLOW READ INIT	SLOW WRITE INIT	SLOW WRITE INIT
2	ANY MICROINSTRUCTION	ANY MICROINSTRUCTION	ANY MICROINSTRUCTION	ANY MICROINSTRUCTION
3	ANY MICROINSTRUCTION	ANY MICROINSTRUCTION	ANY MICROINSTRUCTION	ANY MICROINSTRUCTION
4	ANY MICROINSTRUCTION	ANY MICROINSTRUCTION	ANY MICROINSTRUCTION	ANY MICROINSTRUCTION
5	READ THE	READ THE	ANY MICROINSTRUCTION	ANY MICROINSTRUCTION
6	SLOW READ REGISTER	SLOW READ REGISTER		
7	ANY MICROINSTRUCTION	SLOW READ INIT	SLOW WRITE INIT	SLOW READ INIT
8	SLOW WRITE INIT	ANY MICROINSTRUCTION	ANY MICROINSTRUCTION	ANY MICROINSTRUCTION

Case A: Slow Read then Slow Write

Case B: Slow Read then Slow Read

Case C: Slow Write then Slow Write

Case D: Slow Write then Slow Read

Table 3-31 USART, UARTs, and BRCs Selection

Indirect Address Register Bits						Selected Device		
(5)	(4)	(3)	(2)	(1)	(0)	(7)	(1)	(0)
0	0	0	0	X	X	UART0(10)(7 0)		
0	0	0	1	X	X	UART1(10)(7 0)		
0	0	1	0	X	X	UART2(10)(7 0)		
0	0	1	1	X	X	UART3(10)(7 0)		
0	1	0	0	X	X	UART4(10)(7 0)		
0	1	0	1	X	X	UART5(10)(7 0)		
0	1	1	0	X	X	UART6(10)(7 0)		
0	1	1	1	X	X	UART7(10)(7 0)		
1	0	0	X	X	X	USART(7 0)(7 0)		
1	1	0	X	X	X	ASYN BRC(7 0)		
1	1	1	X	X	X	SYN BRC(4 0)		
MWR(22)						= 0 for slow access, 1 for regular DEIR access		
MWR(23)						= 0 for a write 1 for a read		

Refer to Table 3-32 for the slow read/write control FSM (E117) truth table

The outputs pertaining to the slow read/write cycles of the slow read/write control FSM (E117) perform the following operations:

COM1 SLOW READ REG CLK H is applied to the clock of the slow read register (F70). COM1 SLOW READ REG CLK H clocks the requested data (SLOW BUS (7 0) H) into the slow read register (F70) near the end of a slow read cycle.

COM1 USRT CS L is the select signal for the USART (F40).

COM1 SLOW ADR DATA REG CLK L is applied to both the slow address register (E54) and the slow write register (E69). COM1 SLOW ADR DATA REG CLK L clocks both COM1 LS ADP (4 0) H and COM1 MWR (23) H into the slow address register (E54). The outputs of the slow address register (E54) select either the USART, one of the UARTs, or one of the BRCs that is to be accessed.

COM1 SLOW BRC CS L is applied with COM1 BRC SEL H via NOR gates E79-10 and E79-4 to both the asynchronous and the synchronous baud rate generators. COM1 SLOW BRC CS L is the strobe signal for the write-only baud rate generators.

COM1 SLOW ASYN CS ENA L is applied to decoder (E11). Decoder E11 selects one of the eight UARTs.

Table 3-32 Slow Read/Write FSM Truth Table

MWR (22)	IAR (5)	IAR (4)	DER	PON	STATE	SLO RD REG CLK	ADR DAT REG CLK	S CS	A CS	B CS	SO	STATE	SLO RD REG CLK	ADR DAT REG CLK	S CS	A CS	B CS	SO
X	X	X	X	0	X	X	X	X	X	X	X	0	1	0	1	1	1	1
0	X	X	0	1	0	1	0	1	1	1	1	1	1	1	1	1	1	1
1	X	X	X	1	0	1	0	1	1	1	1	0	1	0	1	1	1	1
X	X	X	1	1	0	1	0	1	1	1	1	0	1	0	1	1	1	1
X	0	X	X	1	1	1	1	1	1	1	1	2	1	1	1	0	1	1
X	X	X	X	1	2	1	1	1	0	1	1	3	0	1	1	0	1	1
X	X	X	X	1	3	0	1	1	0	1	1	4	1	1	1	0	1	0
X	X	X	X	1	4	1	1	1	0	1	0	0	1	0	1	1	1	1
X	1	0	X	1	1	1	1	1	1	1	1	5	1	1	0	1	1	1
X	X	X	X	1	5	1	1	0	1	1	1	6	0	1	0	1	1	1
X	X	X	X	1	6	0	1	0	1	1	1	7	1	1	0	1	1	0
X	X	X	X	1	7	1	1	0	1	1	0	0	1	0	1	1	1	1
X	1	1	X	1	1	1	1	1	1	1	1	8	1	1	1	1	0	1
X	X	X	X	1	8	1	1	1	1	0	1	9	0	1	1	1	0	1
X	X	X	X	1	9	0	1	1	1	0	1	10	1	1	1	1	0	0
X	X	X	X	1	10	1	1	1	1	0	0	0	1	0	1	1	1	1

COM1 LS ADR (54) H determines which of the following is to be accessed:

- One of the eight UARTs (COM1 LS ADR (54) H = 0)
- The USRT (COM1 LS ADR (54) H = 10)
- One of the BRGs (COM1 LS ADR (54) H = 11)

If an UART is to be accessed, then COM1 SLOW ASYNC CS FNA1 is asserted. COM1 SLOW ASYNC CS FNA1 is applied to the UART select decoder (F31), which causes the select pin of the UART selected by COM1 LS ADR (42) H to be enabled.

If the USRT is to be accessed, then COM1 USRT CS1 is asserted. COM1 USRT CS1 enables the USRT.

If one of the BRGs is to be accessed, then COM1 SLOW BRG CS1 is asserted.

3.14 SLOW READ AND WRITE STATES

Refer to Figure 3-20 for the following description of the slow read and write states.

Looping in state 0, the slow read and write logic waits for a slow cycle to be initiated. When COM1 MWR (22) H is deasserted and COM1 DISK REG R/W1 is asserted, a slow read or a slow write cycle is initiated. With a slow read or a slow write initiated, the slow read and write control FSM (F73) asserts COM1 SLOW ADR DAT REG CLK1 and enters state 1.

Asserting COM1 SLOW ADR DAT REG CLK1 causes the slow address register (F54) and slow write register (F69) to be checked. The address (COM1 LS ADR (40) H) for a slow device and COM1 MWR (22) H are loaded into the slow address register (F54). COM1 MWR (22) H produces COM1 URT R/W H. COM1 URT R/W H determines whether a slow read or a slow write is to be performed. COM1 URT R/W1 deasserted is the write enable signal for the USRT and the eight UARTs. Also, when COM1 URT R/W H is deasserted, COM1 URT R/W H enables the slow write register (F69) to apply data to the slow data bus.

COM1 LS ADR (54) H determines which of the following is to be accessed:

- One of the eight UARTs (COM1 LS ADR (54) H = 0)
- The USRT (COM1 LS ADR (54) H = 10)
- One of the BRGs (COM1 LS ADR (54) H = 11)

If a UART is to be accessed, then COM1 SLOW ASYNC CS FNA1 is asserted and state 2 is entered. COM1 SLOW ASYNC CS FNA1 is applied to the UART select decoder (F31), which causes select pin of the UART selected by COM1 LS ADR (42) H to be enabled.

If the USRT is to be accessed, then COM1 USRT CS1 is asserted, and state 4 is entered. COM1 USRT CS1 enables the USRT.

If one of the BRGs is to be accessed, then COM1 SLOW BRG CS1 is asserted and state 8 is entered. COM1 SLOW BRG CS1 enables either the asynchronous BRG or the synchronous BRG, depending on whether COM1 BRG SEL H is deasserted or asserted respectively.

From state 2, 4, or 8, next state 3, 9, or 6 is entered respectively. During a read, data is accessed, during a write, data that is to be written is set up. At this time COM1 SLOW READ REG CLK H is deasserted to be asserted during the next state.




Figure 3-20 Slow Read/Write FSM Flow

From state 3, 9, or 6, state 4, 10, or 7 are entered respectively. COMJ SLOW READ REG CLK H is asserted to clock the data on the slow bus into the slow read register (F70). During a slow read cycle, the data from the slow bus is the data read from the LERT on one of the LARTs. During a slow write cycle, the data is the data that is in the slow write register (F69). Thus for a slow write cycle, the slow read register (F70) is clocked with the data that is initially loaded into the slow write register (F69). This can be used for diagnostics to form a loopback through the slow bus.

From state 4, 10, or 7, state 0 is entered. In state 0, COMJ SLOW ADR DAT REG CLK L and any of the following COMJ SLOW ASYNC CS ENA L, COMJ SLOW BRG CS L, and COMJ USRT CS L are deasserted. This completes the slow cycle.

3.15 EIA/CCITT DRIVERS AND RECEIVERS

The EIA/CCITT drivers are 9636 dual single-ended line drivers. The 9636 chips are compatible with both RS421 and RS232-C electrical specifications. All synchronous data, asynchronous data, clock, control signals originating from the DMF32 use 9636 drivers. Each 9636 driver is an eight pin mini-dip with two drivers.

The waveheight control pin (pin 1) of the mini-dip package is connected to ground via a resistor. The value of the resistor determines the slew rate of the signals originating from the two driver outputs. These slew rate resistors are R18 (1K ohm) and R20 (1M). The slew rate of all the data and clock signals are controlled by R20, while the slew rates for the other modem control signals are controlled by R18.

The EIA/CCITT receivers consist of 9639 AS chips. The 9639 AS chips are eight pin mini-dips with two receivers that are compatible with both RS-232-C and RS-423 electrical specifications. All synchronous and asynchronous data timing and control signals originating from the modem that are received by the DMF32 interface use 9639 AS chips.

DMF32 fall rates all of the modem receive signals to the Off state. The synchronous line receivers (E33,34,43,44) have jumpers (W1,4,5,6) connecting the positive inputs of these receivers to ground. The other synchronous line drivers and receivers have jumperable connections. Removing these jumpers enable the following signals J2 USRT RX DH, J2 USRT DSR RTN L, J2 USRT DCE TX CLK RTN L, and J2 USRT DCE RX CLK RTN L to receive differentially.

3.16 DR/LP DRIVERS AND RECEIVERS

The line printer uses a subset of the drivers and receivers of the parallel interface. Therefore, both a parallel interface and a line printer cannot be used simultaneously.

3.16.1 DR/LP TTL Drivers

The TTL drivers for 16 of the signals (J3 TX DR/LP <15:0> L) use two 74LS240 inverting buffers (E12,E13). Four additional signals (J3 TX DR N D R <LO-HI> H, J3 TX DR N D R H, and J3 TX DR DATA XMID H) are driven with a 7437 buffer (E85). One additional signal J2 TX LDR INIT L is driven by a 7437 (E78). Two signals, J2 TX DR CTRL ONE L and J2 TX DR CTRL ZERO L, use 74LS240 drivers.

3.16.2 DR/LP TTL Receivers

The TTL receivers for 16 of the signals (J3 RX DR/LP <15:0> L) use two 74LS240 inverting buffers (E7,E8). Two additional signals (J3 RX DR REQ <A,B> H) are received by another 74LS240 inverting buffer (E9).

APPENDIX

A

APPENDIX A DMF32 OPTION DESIGNATIONS

A.1 INTRODUCTION

This appendix lists the option variations and cabinet kits available for the DMF32 Multi-Function Communication Interface. The method for assigning DMF32 option designations is also described.

The communications option designations enable DIGITAL customers to obtain communication options that are tailored to their particular needs. FCC regulations require that all system cabinets manufactured after October 1, 1983 and intended for use in the United States be designed to limit electromagnetic interference (EMI). Since both shielded and unshielded cabinets currently exist in the field, DIGITAL provides separate communication options for each cabinet type.

A.2 OPTION DESIGNATION CONVERSION

Most older DMF32 configurations are discontinued or changed to MAINTENANCE ONLY status. Therefore, the new option designations must be specified to obtain the necessary equipment. Table A-1 can be used to determine which communications option designations are necessary when designing or expanding upon a computer system.

Communication options may be ordered by customers either at the time a system is purchased (a factory-installed system option) or as an upgrade to an existing system (a field upgrade).

Table A-1 Option Compatibility Cross Reference

OLD OPTION	EQUIVALENT NEW OPTION		
	Field Upgrade		System Option
	Base Option	Cabinet Kit	
DMF32-AA	DMF32-M	CK-DMF32-1(*)	DMF32-1P
DMF32-AB	DMF32-M	CK-DMF32-1(*)	DMF32-1P
DMF32-AC	DMF32-M	CK-DMF32-1R	DMF32-1P

NOTES

1. The last character of the cabinet kit (*) varies depending on which kit is required (refer to Table A-3).
2. The last character of the system option designation is always "P". This specifies that the option is to be factory installed.

A.2.1 Factory-Installed System Options

A factory-installed system option is identified by a single option designation. When this designation is specified (see Table A-1), the appropriate module(s), cable(s), and distribution panel(s) are installed in the particular system being constructed.

NOTE

This is an embedded section for the VAX-11/730 system and may be embedded for the VAX-11/750 system.

A.2.2 Field Upgrade Options

A field upgrade is identified by two option designations. The two option designations are:

- A base option designation, and
- A cabinet kit designation.

Refer to Table A-1 to determine which new option designation to specify when additional replacement equipment is required.

A.2.2.1 Base Options - The base option designation specifies which component parts make up the base option. The component parts specified are:

- The electronic module(s),
- The turnaround test connector(s), and
- The option documentation.

A.2.2.2 Cabinet Kits - The cabinet kit designation specifies which component parts are included in the cabinet kit. The component parts specified are:

- The internal cable(s),
- The distribution panel(s), and
- An adaptor bracket (not always included) for installing the distribution panel in a non-FCC compliant (unshielded) cabinet.

NOTE

External cables needed to connect to a modem or other external device are usually not included.

A.3 OPTION CONFIGURATION SUMMARY

This section describes the method used to assign communication option designations.

Communication option designations ensure that the proper cable(s), distribution panel(s), and adaptor brackets (if necessary) are shipped with each base option.

Communication options may be obtained by customers either at the time of system purchase (a factory-installed system option) or as an upgrade to an existing system (a field upgrade).

The base designations identify:

- System options (factory installed)
- Base options and cabinet kits (field upgrades)

System options are installed at the factory and are configured for the particular cabinet in which the option is being installed.


Base options and cabinet kits are ordered as upgrades to existing systems. A complete field upgrade option must include a base option and a cabinet kit.

NOTE

A field upgrade option alone does not make an unshielded cabinet FCC compliant. Shielded cabinets are specially constructed to limit EMI.

A.3.1 System Option Designations

System option designations provide the following information:



A.3.2 Base Option Designations

Base option designations provide the following information:




Table A-2 Electrical and Mechanical Interface Type

Identifier	Interface Type
1	Multi-function device (see Note)
M	Base option - Module, documentation, and test connector

NOTE

See user's guide for detailed description of functions.

A.3.3 Cabinet Kit Designations

Cabinet kit designations enable customers to obtain communication options that are tailored to their particular cabinet. (Cable lengths, distribution panels, and method of installation may vary depending on the cabinet kit obtained.)

Cabinet kits are individually tailored to specific cabinet types. This enables customers to install communication options in both shielded (FCC compliant) and unshielded (non-FCC compliant) cabinets.

Cabinet kits for *shielded* cabinets include:

- Internal cable(s)
- Distribution panel

The internal cable connects the module to the distribution panel which is installed in a shielded I/O bulkhead.

NOTE


Typically, cables required to connect to a modem or other external device are not supplied with most cabinet kits.

Cabinet kits for *unshielded* cabinets include:

- Internal cable(s)
- Distribution panel
- H9544-SJ adaptor bracket (may also be included)

The internal cable connects the module to the distribution panel. If the distribution panel is designed for installation in a shielded I/O bulkhead, an H9544-SJ adaptor bracket is included. Typically, external cables needed to connect to a modem or other external device must be ordered separately.

Cabinet kit designations provide the following information:



* THE CABINET IDENTIFIER INDICATES WHICH CABLE LENGTHS ARE SUPPLIED WITH THE CABINET KIT. IT ALSO INDICATES WHETHER AN ADAPTOR BRACKET FOR UNSHIELDED CABINETS IS SUPPLIED.

LA-UMF32

Table A-3 Cabinet Kit Components

Cabinet Identifier	Component Parts Supplied
Letters Indicate Shielded Cabinets	
D	A 3.05 m (10 ft) internal cable with a 10.16 cm by 20.32 cm (4 in by 8 in) I/O connector panel or distribution panel. The panel can be installed in an H9544-SJ shielded I/O bulkhead.
E	A 2.13 m (7 ft) internal cable and I/O connector panel or distribution panel. The panel can be installed in an H9544-SJ shielded I/O bulkhead.
Numbers Indicate Unshielded Cabinets	
1	A 3.05 m (10 ft) internal cable and I/O connector panel that can be installed in an H9544-SJ or 74-27292-01 adaptor bracket (depending on the option).
NOTE: The H9544-SJ adaptor bracket has space for two 10.16 cm by 20.32 cm (4 in by 8 in) I/O connector panels. The 74-27292-01 adaptor bracket has space for three 2.54 cm by 10.16 cm (1 in by 4 in) I/O connector panels or equivalent.	

A.4 DMF32 OPTION CONFIGURATIONS


Refer to Table A-4 for reference to the component parts of various DMF32 Multi-Function Communications interface configurations.

Table A-4 DMF32 Option Configurations

OPTION CONFIGURATIONS		ADP-16 Adapter DMF32-19 (2 cables) (see Figure A-1) DMF32-7 (3 cables) (see Figure A-1) DMF32 Distribution Panel (see Figure A-1) DMF32-42 Adapter Adapter (see Figure A-2) DMF32 Test Computer DMF32 User's Guide						
FACTORY INSTALLED OPTION								
• DMF 32 LP		•	•	•	•	•	•	•
FIELD UPGRADE OPTION								
• DMF 32 M (Requires one of the following three cabinet kits)		•				•	•	
CK DMF 32 LD			•	•	•			
CK DMF 32 LE				•	•			
CK DMF 32 LI			•	•	•			

- Equipment supplied with option
- Cables used depend on cabinet configuration

7-1 115600




BC06R - **CABLE

NOTE - LENGTH VARIATION (**) DEPENDS ON CABINET KIT OBTAINED

TK-10670

Figure A-1 BC06R-** Cable



DISTRIBUTION PANEL
FRONT VIEW

TK-10671

Figure A-2 DMF32 Distribution Panel




Figure A-3 119544-S1 Adapter Bracket

INDEX

INDEX

A

Arithmetic and Logic Unit (ALU)
 A/B latches, 3-37
 condition codes, 3-38
 condition code register, 2-3, 3-38
 destination codes, 3-38
 functions, 3-34, 3-36
 microinstructions, 3-10
 RAM latches, 3-37
 shift control, 3-34, 3-36
 source operands, 3-37
 source operand selection, 3-37
 2901, 1-1, 1-3, 3-34
 Asynchronous multiplexer, 1-3
 Asynchronous baud rate generator, 2-8

B

Bit-slice microprocessor (2911), 1-1, 2-3, 3-2
 Bus request (BR) cycle, 3-13
 Baud Rate Generator (BRG), 3-55

C

Clock
 clock generator, 2-6
 phase generator, 3-31
 master clock, 3-31, 3-33
 40 MHz oscillator, 3-31
 Control Status Register (CSR)
 address map, 1-5
 CSR 0 functions, 1-6
 CSR 1 functions, 1-8
 Control store, 3-31

D

Data I/O register, 2-4
 Data multiplexer signal inputs, 3-47
 DATO cycle, 3-6
 DATOB cycle, 3-7
 DATI cycle, 3-7
 DATIP-DATOB cycle, 3-8
 Description (physical), 1-2
 Describing flip-flops, 3-11, 3-13, 3-17, 3-18, 3-22
 Device codes, 1-5
 Device priority, 1-3
 Device selection, 1-5

D

Discrete external register (DER)
 decoder address selection, 3-44
 divider clock, 3-50
 DER read, 3-42, 3-43
 DER read register map, 3-44
 DER write, 3-46, 3-49
 DER write register map, 3-50
 description, 3-3, 3-5, 3-42
 eight 3-bit registers, 3-51
 pipelining, 3-54
 Distribution panel, 1-2
 DMA transfers, 1-3
 DMF12 intelligence, 3-2
 DR/LP TTL drivers, 3-9
 DR/LP TTL receivers, 3-49, 3-59
 DR11-C, 1-4

E

EIA/CCITT drivers, 3-59
 EIA/CCITT receivers, 3-59

F

Finite State Machines (FSM), 3-1
 Flat cables (BC06R), 1-2

G

Hardware functions, 2-2
 Hardware operation, 3-1

H

Indicator (green LED), 1-2, 1-3, 2-2
 Indirect address register, 2-7
 Internal bus, 3-5
 Internal registers, 2-7
 Interrupts
 interrupt vector, 1-6
 floating interrupt vectors, 1-7
 interrupt control FSM, 3-13
 interrupt logic, 3-14
 interrupt control FSM, 3-15, 3-16, 3-17
 I/O ports, 2-1

L

Line printer controller, 1-4
Local store
 local store address control, 2-7, 3-39, 3-41
 local store control, 2-7, 3-3, 3-39, 3-40
 local store read, 3-39
 local store write, 3-39
 special local store read instruction, 3-39
 TX data register addressing, 3-41

M

Master control FSM, 3-10, 3-11, 3-12, 3-13
Master control section, 2-6, 3-1
Master device initiation, 3-6
Microinstruction, 2-10, 2-11
Microcontrol store PROM, 2-2
Microprocessor (2901), 1-3, 2-2
Microprogram, 2-1, 2-3
Microprogram sequencer (2911), 1-1, 2-3, 3-2
Microsequence
 microaddress source selection, 3-30
 conditional jump, 3-28
 control, 2-3, 3-26, 3-29
 control inputs, 3-26
 logic, 3-27
 nonconditional jump, 3-29
 stack operations, 3-30
Micro shift control, 2-2
Microword, 2-8
Microword bit fields, 2-9, 2-10, 2-11
Microword registers, 2-2
Modem control, 3-47
Multiplexers (4 × 2), 2-4
Multiplexers (data), 3-42, 3-45, 3-46, 3-47, 3-48
Multi-Protocol Communications Controller
 (MPCC), 1-1, 3-5
MB396 module, 1-2, 2-1

O

Overview, 3-2, 3-3, 3-4

P

Parity logic, 3-31, 3-32
Parity checkers, 2-2
Parallel port
 LP receive data registers, 2-8, 3-5
 LP transmit data registers, 2-8, 3-5
Parallel interface, 1-4, 3-5, 3-51
Physical description, 1-2
Power supply, 1-8
Protocols, 1-4

Q

Q shifter, 3-3b

R

Receive data/address register, 2-6
RS-232-C, 1-3, 3-59

S

Self test, 1-4
SIO mode, 1-3, 1-4
Single-step circuitry, 3-34
Slave control, 2-5
Slave control logic, 3-18
Slave I/O operation, 3-17, 3-23
Slow bus, 2-7, 3-5
Slow read/write
 FSM flow, 3-58
 read/write control, 2-7, 3-5, 3-56
 read/write registers, 2-7, 3-5
 read/write cycles, 3-52
 read/write control logic, 3-52, 3-53, 3-56
 states, 3-57
 timing, 3-54
Switch settings, 1-2, 1-3, 3-1, 3-13, 3-17, 3-34, 3-42
Synchronous Data Rate Generator (SDRG), 2-7, 3-5
Synchronous interface, 1-4

T

Transmit data address register, 2-6

Trap

addresses, 3-23

control, 2-3, 3-22

control FSM, 3-22, 3-25, 3-26

logic, 3-24

request, 3-1

routine, 3-23

U

UART, 2-7, 2-8, 3-5, 3-55, 3-57

Universal Asynchronous Receiver Transmitter
(UART), 1-1

UNIBUS

DMF32 address, 1-3

interface, 2-4, 3-1

interrupt section, 2-5

master control logic, 3-6, 3-9

master device DATO (B) cycle, 3-11

master device DATI (P) cycle, 3-13

interrupt logic, 3-13, 3-14

interrupt control FSM, 3-15, 3-16, 3-17

slave I/O FSM, 3-19, 3-22

slave I/O operation, 3-17

slave control FSM, 3-17, 3-21

slave device addressing, 3-17

slave control logic, 3-18

slave DATO (B) cycle, 3-20

slave DATI cycle, 3-20

slave DATIP cycle, 3-22

USRT, 2-7, 2-8, 3-51, 3-55, 3-57