

pdp11

**MS11-L MOS memory
technical manual**

digital

**MS11-L MOS memory
technical manual**

1st Edition, June 1979

Copyright © 1979 by Digital Equipment Corporation

The material in this manual is for informational purposes and is subject to change without notice.

Digital Equipment Corporation assumes no responsibility for any errors which may appear in this manual.

Printed in U.S.A.

This document was set on DIGITAL's DECset-8000 computerized typesetting system.

The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

DIGITAL	DECsystem-10	MASSBUS
DEC	DECSYSTEM-20	OMNIBUS
PDP	DIBOL	OS/8
DECUS	EDUSYSTEM	RSTS
UNIBUS	VAX	RSX
	VMS	IAS

CONTENTS

CHAPTER 1 CHARACTERISTICS AND SPECIFICATIONS

1.1	INTRODUCTION	1-1
1.2	GENERAL DESCRIPTION	1-1
1.3	SPECIFICATIONS	1-2
1.3.1	Functional Specifications	1-2
1.3.2	Electrical Specifications	1-3
1.3.3	Physical and Environmental Specifications	1-3
1.4	RELATED DOCUMENTS	1-5

CHAPTER 2 INSTALLATION AND PROGRAMMING

2.1	GENERAL	2-1
2.2	INSTALLATION	2-1
2.2.1	Switch and Jumper Configurations	2-1
2.2.1.1	Memory Addressing	2-1
2.2.1.2	I/O Peripheral Page Size Selection	2-6
2.2.1.3		

CONTENTS (Cont)

3.11.2	Parity Check	3-26
3.11.3	Parity Error Reaction	3-26
3.11.4	CSR Access	3-26

CHAPTER 4 MAINTENANCE

4.1	GENERAL	4-1
4.2	PREVENTIVE MAINTENANCE	4-1
4.2.1	Visual Inspection	4-1
4.2.2	Voltage Measurements	4-1
4.2.3	MAINDEC Testing	4-2
4.3	CORRECTIVE MAINTENANCE	4-2
4.3.1	Initial Check	4-2
4.3.2	Address Decode Check	4-2
4.3.3	Timing Logic Check	4-2
4.3.4	Refresh Logic Check	4-3
4.3.5	Data Shorts Check	4-3
4.3.6</		

TABLES

Table No.	Title	
2-1	Switch and Jumper Locations	2-2
2-2	Bus Accessible Data Locations	2-3
2-3	Power Voltages	2-8
2-4	CSR Bit Assignments	2-11
3-1	16K MOS RAM Chip	3-1
3-2	Chip Read Timing	3-2
3-3	Chip Write Timing	3-2
3-4	MS11-L Block Diagram	3-5
3-5	Timing Logic	3-8
3-6	DATO/DATOB Memory Timing (Typical)	3-10
3-7	DATI/DATIP Memory Timing (Typical)	3-11
3-8	Refresh Timing (Typical)	3-12
3-9	Address Decode Logic	3-14
3-10	RAS Generation Logic	3-16
3-11	Data Path Control Logic	

CHAPTER 1

CHARACTERISTICS AND SPECIFICATIONS

1.1 INTRODUCTION

This manual describes the MS11-L which is a metal oxide semiconductor (MOS), random access memory (RAM) designed to be used with the PDP-11 Unibus or special buses with reserve addressing capability. The memory assumes the role of a slave device to the PDP-11 processor or to any peripheral device that is designated bus master. The MS11-L provides storage for 18-bit words (16 data bits and 2 parity bits) and also contains parity control circuitry and a control and status register (CSR). There are four versions of the MS11-L that are differentiated by the total memory capacity available on the module (Table 1-1). Note that the maximum configuration is 128K (131,072 words).

Table 1-1 MS11-L Versions

Option Designation	Module Designation	Storage Capacity
MS11-LA	M7891-AA	32K $\times$ 18-bit
MS11-LB	M7891-BA	64K $\times$ 18-bit
MS11-LC	M7891-CA	96K $\times$ 18-bit
MS11-LD	M7891-DA	128K $\times$ 18-bit

1.2 GENERAL DESCRIPTION

The MS11-L consists of a single, hex-height module (M7891) that contains the Unibus/special bus interface, timing and control logic, refresh circuit

The MS11-L memory uses +5 V and either ± 15 V or ± 12 V power. Since the MOS storage devices are volatile (data is not retained when power is lost), a battery backup unit is available which supports the MOS power supply regulator(s). Therefore, dc power is available to MOS memory only, for a limited time during an ac power failure. In the battery support mode, power is used only to refresh the MOS storage array so that battery backup time, and therefore, data retention time, are maximized. A green LED on the module stays on as long as +5 V power is supplied to the logic required for memory refresh.

The control and status register (CSR) in the MS11-L contains 11 bits which are used to store information in case of a parity error and control certain parity functions. The CSR has its own address in the top 2K of the Unibus or special bus address space and can be read or written into by any device designated as bus master, even during a memory refresh cycle.

The parity control circuitry in the MS11-L generates parity bits based on data being written into memory during a DATO or DATOB bus cycle. One parity bit is assigned to each data byte and is stored with the data in the MOS storage array. When data is retrieved from memory during a DATI or DATIP bus cycle, the parity of the data is recalculated and compared to the stored bits. If the parity bits correspond, the data is assumed to be correct; if the parity bits do not correspond, the data is assumed to be unreliable and the memory initiates the following action:

1. The parity error bit (bit 15) of the CSR is set to a logical 1.
2. A red LED on the module turns on, providing a visual indication of a parity error.
3. If bit 0 in the CSR is set, the memory asserts BUS PB L which warns the processor that a parity error has occurred.
4. Part of the address of the faulty data is recorded in the CSR (Paragraph 2.3).

1.3 SPECIFICATIONS</

Access and Cycle Times (Table 1-2)

Table 1-2 Access and Cycle Times

Bus Mode	Access Time (ns)		Cycle Time (ns)	
	Typical	Maximum	Typical	Maximum
DATI/DATIP (Memory)	385	415	510	540
DATO/DATOB (Memory)	125	150	510	540
DATI/DATIP (CSR)	60	80	—	—
DATO/DATOB (CSR)	60	80	—	—

NOTES

1. **Access time** – The time interval between memory reception of BUS MSYN L (at the input of the receiver) and the assertion of BUS SSYN L on the Unibus or special bus.


Cycle time – The time interval between the assertion of MEM REQ L and the negation of BUSY L. These signals are internal to the memory module.
2. If the memory is accessed by a bus master during a refresh cycle (causing a refresh conflict), the data transfer is delayed until the refresh cycle is completed. In the worst case, memory access and cycle times are increased by the entire refresh time; 570 ns (typical), 61

Table 1-3 Current and Power Requirements

Memory Option	+5 V		+5 VBBU ¹		-12 V/-15 V		+12 V/+15 V			
	Typ	Max	Typ	Max	Typ	Max	Standby		Active	
							Typ	Max	Typ	Max
MS11-LA (32K × 18)	1.5 A (7.5 W)	1.8 A (9.5 W)	1.0 A (5.0 W)	1.3 A (6.8 W)	9 mA (0.108/0.125 W)	11 mA (0.145/0.182 W)	85 mA (1.02/1.28 W)	105 mA (1.32/1.73 W)	485 mA (5.82/7.28 W)	540 mA (6.8/8.91 W)

Table 1-4 Total Module Power Requirements

Memory Option	Standby		Active		Battery Backup Mode	
	Typ	Max	Typ	Max	Typ	Max
MS11-LA (32K × 18)	13.6/13.9 W	17.8/18.2 W	18.4/19.9 W	23.3/25.4 W	6.1/6.4 W	8.3/8.7 W
MS11-LB (64K × 18)	14.3/14.8 W	18.5/19.2 W	19.1/20.7 W	24/26.4 W	6.8/7.3 W	9/9.7 W
MS11-LC (96K × 18)	15/15.6 W	19.2/20.1 W	19.8/21.6 W	24.7/27.3 W	7.5/8.1 W	9.7/10.6 W
MS11-LD (128K × 18)	15.6/16.4 W	19.9/21 W	20.4/22.4 W	25.4/28.2 W	8.1/8.9 W	10.4/11.5 W






Figure 2-2 Bus Accessible Data Locations

The memory address decoding logic responds to the binary equivalent of the octal address. The binary equivalent of 00017772 is shown below. The MS11-L

Table 2-3 Starting Address Configurations (Part 2)

Partial Starting Address		Switch Positions				
Decimal	Octal	S2-5 (A17)	S2-6 (A16)	S2-7 (A15)	S2-8 (A14)	S2-9 (A13)
0K	SS000000	ON	ON	ON	ON	ON
4K	SS020000	ON	ON	ON	ON	OFF
8K	SS040000	ON	ON	ON	OFF	ON
12K	SS060000	ON	ON	ON	OFF	OFF
16K	SS100000	ON	ON	OFF	ON	ON
20K	SS120000	ON	ON	OFF	ON	OFF
24K	SS140000	ON	ON	OFF	OFF	ON
28K	SS160000	ON	ON	OFF	OFF	OFF

