


AV-D827C-TE

VAX-11
Programming Card

digital

135



AV-D827C-TE

VAX-11 Programming Card

Prepared by Educational Services of
Digital Equipment Corporation

- Digital Equipment Corporation 1983
All Rights Reserved


The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors which may appear in this document.

Printed in U.S.A.

VAX, VAX/VMS, RDP, and DEC are trademarks of Digital Equipment Corporation.

SUMMARY OF GENERAL MODE ADDRESSING

General Register Addressing



Hex	Dec	Name	Assembler					APL				
			r	m	w	a	v	PC	SP	FP	Indexable	
0-3	0-3	literal	y	f	f	f	f	-	-	-	-	
4	4	indexed	y	y	y	y	y	-	y	y	-	
5	5	register	y	y	y	f	y	-	un	un	-	
6	6	register declared	y	y	y	y	y	-	y	y	y	
7	7	an address	y	y	y	y	y	-	y	y	un	
8	8	an increment	y	y	y	y	y	-	y	y	un	1

Hex	Dec	Name	Assembler	r	m	w	a	v	PC	SP	AP& FP	Indexable
9	9	autoincrement deferred	@(Rn)!	y	y	y	y	y	0	y	y	no
A	10	byte displacement	B<D(Rn)	y	y	y	y	y	0	y	y	y
B	11	byte displacement deferred	@(B<D(Rn))	y	y	y	y	y	0	y	y	y
C	12	word displacement	W<D(Rn)	y	y	y	y	y	0	y	y	y
D	13	word displacement deferred	@(W<D(Rn))	y	y	y	y	y	0	y	y	y
E	14	longword displacement	L<D(Rn)	y	y	y	y	y	0	y	y	y
F	15	longword displacement deferred	@(L<D(Rn))	y	y	y	y	y	0	y	y	y

Program Counter Addressing (reg - 15)

7	6	5	4	3	2	1	0
MODE				1	1	1	1

Hex	Dec	Name	Assembler	r	m	w	d	y	Indexable?
8	8	immediate	ld #constant	y	y	y	y	y	U
9	9	absolute	ldw address	y	y	y	y	y	y
A	10	byte relative	B < address	y	y	y	y	y	y
B	11	byte relative deferred	ldB < address	y	y	y	y	y	y
C	12	word relative	ldw < address	y	y	y	y	y	y
D	13	word relative deferred	ldW < address	y	y	y	y	y	y
E	14	long word relative	ld < address	y	y	y	y	y	y
F	15	long word relative deferred	ldg < address	y	y	y	y	y	y

Key:

D		displacement
i		any indexable addressing mode
		logically impossible
f		reserved addressing mode fault
p		Program Counter addressing
u		UNPREDICTABLE
un		UNPREDICTABLE for quad, octa, D floating, G floating and HL floating (and field if position + size greater than 32)
uo	—	UNPREDICTABLE for octa, and H format
ux	—	UNPREDICTABLE for index register same as base register
y	—	yes, always valid addressing mode
r		read access
m		modify access
w		write access
a		address access
v	—	field access
Rn	—	general register, n = 0-15
Rx	—	general register, x = 0-14

OPERAND SPECIFIER NOTATION

Operand specifiers are described in the following way:

<name>, <access type> <data type>

where:

1. Name is a suggestive name for the operand in the context of the instruction. The name is often abbreviated.
2. Access type is a letter denoting the operand specifier access type.
 - a. – Calculate the effective address of the specified operand. Address is returned in a longword which is the actual instruction operand. Context of address calculation is given by <data type>; i.e. size to be used in autoincrement, autodecrement, and indexing.
 - b. – No operand reference. Operand specifier is a branch displacement. Size of branch displacement is given by <data type>.

- m Operand is read, potentially modified and written. Note that this is **NO** an associative memory operation. Also note that if the operand is not actually modified, it may not be written back. However, memory type operands are always checked for both read and write accessibility.
- r Operand is read only.
- w Calculate the effective address of the specified operand. If the effective address is in memory, the address is returned in a longword which is the actual instruction operand. Context of address calculation is given by state type. If the effective address is Rn, the operand is in $(Rn - 1) \times 4$.
- w Operand is written only.

3. Data type is a letter denoting the data type of the operand:

b	— byte	o	octaword
d	— D-floating	q	quadword
r	— R-floating	w	word
g	— G-floating	x	— first data type specified by instruction
h	— H-floating	y	— second data type specified by instruction
i	— longword	*	— multiple longwords (used only on implied operands)

4. Implied operands, that is, locations accessed by the instruction but not specified in and operand, are denoted in enclosing brackets [].

Condition Codes Legend

.	= conditionally cleared/set
—	= not affected
0	= cleared
1	= set

INSTRUCTION SET

8

OP	Mnemonic	Description	Arguments	Cond. Codes			
				N	Z	V	C
9D	ACBB	Add compare and branch byte	lim1.tb, add.tb, index.mb, c.spl.bw	.	.	.	-
0F	ACBD	Add compare and branch D floating	lim1.rd, add.rd, index.md, c.spl.bw	.	.	.	-
4F	ACBF	Add compare and branch F floating	lim1.rf, add.rf, index.mf, disc.bw	.	.	.	-
4FFD	ACBG	Add compare and branch G floating	lim1.rg, add.rg, index.mg, c.spl.bw	.	.	.	-
8FFD	ACBI	Add compare and branch H floating	lim1.rh, add.rh, index.mh, c.spl.bw	.	.	.	-
F1	ACBL	Add compare and branch long	lim1.ln, add.ln, index.ml, c.spl.bw	.	.	.	-
3D	ACBW	Add compare and branch word	lim1.rw, add.rw, index.mw, disc.bw	.	.	.	-
58	ADAWI	Add aligned word interleaved	add.rw, sum.mw	.	.	.	.
8U	ADDB2	Add byte 2-operand	add.rc, sum.mb	.	.	.	.
81	ADDB3	Add byte 3-operand	add1.rc, add2.tb, sum.mw	.	.	.	.
60	ADDD2	Add D floating 2-operand	add.rc, sum.md	.	.	.	0
01	ADDD3	Add D floating 3-operand	add1.rc, add2.rd, sum.wd	.	.	.	0
40	ADDF2	Add F floating 2-operand	add.rf, sum.mf	.	.	.	0
41	ADDF3	Add F floating 3-operand	add1.rf, add2.rf, sum.wf	.	.	.	0
40FD	ADDG2	Add G floating 2-operand	add.rg, sum.mg	.	.	.	0

OP	Mnemonic	Description	Arguments	Cond. Codes			
				N	Z	V	C
41FD	ADDG3	Add G_floating 3-operand	add1 %g, add2 %g, sum,reg	.	.	.	0
50FD	ADDH2	Add H_floating 2-operand	add rh, %s.m, rh	.	.	.	0
61FD	ADDH3	Add H_floating 3-operand	add1 rh, add2 %h, sum,reg	.	.	.	0
C0	ADDL2	Add long 2-operand	acc r1, sum, ml	.	.	.	.
C1	ADDL3	Add long 3-operand	acc1 r1, add2 r1, sum, ml	.	.	.	.
20	ADDP4	Add packed 4 operand	acc %r, %w, add1addr.ab, sum, %r, %w, sum, %r, %w, [R0-3 %w]	.	.	.	0
21	ADDP6	Add packed 6-operand	add1 %r, %w, add1addr.ab, add2 %r, %w, add2addr.ab, sum, %r, %w, sum, %r, %w, [R0-5 %w]	.	.	.	0
A0	ADRW2	Add word 2-operand	add %r, %w, sum, %w	.	.	.	.
A1	ADRW3	Add word 3 operand	add1 %r, %w, add2 %w, sum, %w	.	.	.	.
D8	ADWC	Add with carry	add r1, sum, ml	.	.	.	.
F3	AOBI FQ	Add one and branch on less or equal	limit r1, index, ml, displ, cc	.	.	.	.
F2	AOBLS3	Add one and branch on less	limit r1, index, ml, displ, cc	.	.	.	.
78	ASHL	Arithmetic shift long	count, %r, src, r1, displ, %w	.	.	.	0
F8	ASHR	Arithmetic shift and round packed	count, %r, src, %r, %w, src, %r, %w, round, %r, dst, %r, %w, dst, %r, %w, [R0-3 %w]	.	.	.	0

OP	Mnemonic	Description	Arguments	Cond. Codes N Z V C	10
79	ASHQ	Arithmetic shift quad	count,rb,src,rc,dst,wq	. . . 0	
E1	BBC	Branch on bit clear	pos.rl,base.vb,displ.bb,[field.rv]	- - - -	
E5	BBCQ	Branch on bit clear and clear	pos.rl,base.vb,displ.bb,[field.rv]	- - - -	
E7	BBCQI	Branch on bit clear and clear interlocked	pos.rl,base.vb,displ.bb,[field.rv]	- - - -	
E3	BBCS	Branch on bit clear and set	pos.rl,base.vb,displ.bb,[field.rv]	- - - -	
E0	BBS	Branch on bit set	pos.rl,base.vb,displ.bb,[field.rv]	- - - -	
F4	BBSQ	Branch on bit set and clear	pos.rl,base.vb,displ.bb,[field.rv]	. . . -	
C2	BBSI	Branch on bit set and set	pos.rl,base.vb,displ.bb,[field.rv]	- - - -	
C6	BBSII	Branch on bit set and set interlocked	pos.rl,base.vb,displ.bb,[field.rv]	. . . -	
1E	BCX	Branch on carry clear	displ.bb	- - - -	
1F	BCS	Branch on carry set	displ.bb	- - - -	
13	BEQL	Branch on equal	displ.bb	- - - -	
13	BEQLU	Branch on equal unsigned	displ.bb	- - - -	
18	BGEQ	Branch on greater or equal	displ.bb	- - - -	
1E	BGEQU	Branch on greater or equal unsigned	displ.bb	- - - -	
14	BGTR	Branch on greater	displ.bb	- - - -	
1A	BGTRU	Branch on greater unsigned	displ.bb	- - - -	

OP	Mnemonic	Description	Arguments	Cond. Codes			
				N	Z	V	C
BA	BICB2	Bit clear byte 2-operand	mask rb, dst.mb	.	.	0	
BB	BICB3	Bit clear byte 3-operand	mask.rb, src.rb, dst.vb	.	.	0	
CA	BICL2	Bit clear long 2-operand	mask.rl, dst.ml	.	.	0	
CS	BICL3	Bit clear long 3-operand	mask.rl, src.rl, dst.vl	.	.	0	
B9	BICPSW	Bit clear processor status word	mask.rw	.	.		
AA	BICW2	Bit clear word 2-operand	mask.rw, dst.mw	.	.	0	
AF	BICW3	Bit clear word 3-operand	mask.rw, src.w, dst.vw	.	.	0	
BB	BISB2	Bit set byte 2-operand	mask.rb, cat.mb	.	.	0	
BB	BISB3	Bit set byte 3-operand	mask.rb, src.rb, cat.vb	.	.	0	
CS	BISL2	Bit set long 2-operand	mask.rl, dst.m	.	.	0	
CS	BISL3	Bit set long 3-operand	mask.rl, src.rl, cat.vl	.	.	0	
BB	BISPSW	Bit set processor status word	mask.rw	.	.		
AB	BISW2	Bit set word 2-operand	mask.rw, dst.mw	.	.	0	
AB	BISW3	Bit set word 3-operand	mask.w, src.w, cat.vw	.	.	0	
93	BTB	Bit test byte	mask.b, src.b	.	.	0	
CS	BTM	Bit test long	mask.l, src.l	.	.	0	
BB	BTW	Bit test word	mask.w, src.w	.	.	0	

OP	Mnemonic	Description	Arguments	Cond. Codes				12
				N	Z	V	C	
E9	BLBC	Branch on low bit clear	src.d, displ.bb	-	-	-	-	
E8	BLBS	Branch on low	src.d, displ.bb	-	-	-	-	
15	BLEQ	Branch on less or equal	displ.hh	-	-	-	-	
1B	BLEQU	Branch on less or equal unsigned	displ.hh			-	-	
19	BLSS	Branch on less	displ.bb					
1F	BLSSU	Branch on less unsigned	displ.bb	-	-	-	-	
12	BNEQ	Branch on not equal	displ.bb	-	-	-	-	
12	BNEQU	Branch on not equal unsigned	displ.bb	-	-	-	-	
03	BPT	Break point fault	-(KSP).w]	0	0	0	0	
11	BRB	Branch with byte displacement	displ.bb	-	-	-	-	
31	BRW	Branch with word displacement	displ.bw	-	-	-	-	
10	BSBB	Branch to subroutine with byte displacement	displ.bb, -(SP).w]	-	-	-	-	
30	BSBW	Branch to subroutine with word displacement	displ.bw, -(SP).w]	-	-	-	-	
FDFF	BUGL	VMS bugcheck		0	0	0	0	
FEFF	BUGW	VMS bugcheck		0	0	0	0	
1C	BVC	Branch on overflow clear	displ.bb	-	-	-	-	
1D	BVS	Branch on overflow set	displ.bb	-	-	-	-	
FA	CALLG	Call with general argument list	arglist.ab, dest.ab, -(SP).w]	0	0	0	0	

OP	Mnemonic	Description	Arguments	Cond. Codes			
				N	Z	V	C
FB	CALLS	Call with argument list on stack	num;g,r,dest ab, [-(SP),w*]	0	0	0	0
8F	CASEB	Case byte	selector,rb, base, b; limit,ab; displ,bw-list			0	
CF	CASEL	Case long	selector,r; base,r; limit,r; displ,bw-list	.	.	0	.
AF	CASEW	Case word	selector,rw; base,rw; limit,rw; displ,bw-list	.	.	0	.
BD	CHMF	Change mode to executive	param,rw,[-(ySP),w*] $y = \text{MINU}(E, \text{PSL}_{\text{current-mode}})$	0	0	0	0
DC	CHMK	Change mode to kernel	param,rw,[-(KSP),w*]	0	0	0	0
BF	CHMS	Change mode to supervisor	param,rw,[-(ySP),w*] $y = \text{MINU}(S, \text{PSL}_{\text{current-mode}})$	0	0	0	0
BF	CHMU	Change mode to user	param,rw,[-(SP),w*]	0	0	0	0
94	CLAB	Clear byte	dst,wb	0	.	0	
7C	CLAD	Clear D-floating	dst,wf	0	.	0	
D4	CLAF	Clear F-floating	dst,wf	0	.	0	.
7C	CLAG	Clear G-floating	dst,wf	0	.	0	
7CFF	CLRH	Clear H-floating	dst,wh	0	.	0	.

OP	Mnemonic	Description	Arguments	Cond. Codes				14
				N	Z	V	C	
04	CLRL	Clear long	dst.lw	0	1	0	-	
7CFD	CLHQ	Clear octaword	dst.qw	0	1	0	-	
7C	CLRQ	Clear quad	dst.wq	0	1	0	-	
84	CLRW	Clear word	dst.wv	0	1	0	-	
91	CMPB	Compare byte	src1.tb, src2.tb			0	.	
29	CMPC3	Compare character 3-operand	len.rw, src1addr.tb, src2addr.tb, [R0-3.w]	.	.	0	.	
2D	CMPC5	Compare character 5-operand	src1len.rw, src1addr.tb, fill.tb, src2len.rw, src2addr.tb, [R0-3.w]	.	.	0	.	
71	CMPD	Compare D-floating	src1.rd, src2.rd	.	.	0	0	
51	CMPT	Compare F-floating	src1.rf, src2.f	.	.	0	0	
51FD	CMPTG	Compare G-floating	src1.rg, src2.rg	.	.	0	0	
71FD	CMPTH	Compare H-floating	src1.rh, src2.rh	.	.	0	0	
D1	CMPL	Compare long	src1.lb, src2.lb	.	.	0	.	
35	CMPP3	Compare packed 3-operand	len.rw, src1addr.tb, src2addr.tb, [R0-3.w]	.	.	0	0	
37	CMPP4	Compare packed 4-operand	src1len.rw, src1addr.tb, src2len.rw, src2addr.tb, [R0-3.w]	.	.	0	0	
EC	CMPV	Compare field	base.rl, size.tb, base.vb, [field.rv], src.r	.	.	0	.	

OP	Mnemonic	Description	Arguments	Cond. Codes			
				N	Z	V	C
B1	CMFW	Compare word	src1.rw, src2.rw	.	0	.	.
ED	CMFZV	Compare zero-extended field	pos.rl, size rb, base.vb, [field.rv], src.rl	.	0	.	.
0B	CRC	Calculate cyclic redundancy check	to.lab, initialcra.rl, stream.rw, stream.eo, [R0-3, wf]	.	0	0	.
6C	CVTBD	Convert byte to D-floating	src.rb, dst.wd	.	.	.	0
4C	CVTBF	Convert byte to F-floating	src.rb, dst.wf	.	.	.	0
4CFD	CVTBG	Convert byte to G-floating	src.rb, dst.wg	.	.	.	0
6CFD	CVTRH	Convert byte to H-floating	src.rb, dst.wh	.	.	.	0
9C	CVTRI	Convert byte to long	src.rb, dst.wl	.	.	.	0
99	CVTRW	Convert byte to word	src.rb, dst.ww	.	.	.	0
6D	CVTDH	Convert D-floating to byte	src.rc, dst.wh	.	.	.	U
76	CVTFB	Convert D-floating to F-floating	src.rc, dst.wf	.	.	.	U
32FD	CVTDH	Convert D-floating to H-floating	src.rc, dst.wh	.	.	.	U
6A	CVIDL	Convert D-floating to long	src.rc, dst.wl	.	.	.	U
69	CVTDW	Convert D-floating to word	src.rc, dst.ww	.	.	.	0
48	CVTFB	Convert F-floating to byte	src.rf, dst.wb	.	.	.	0
60	CVTFD	Convert F-floating to D-floating	src.rf, dst.wd	.	.	.	0
99FD	CVTFG	Convert F-floating to G-floating	src.rf, dst.wg	.	.	.	0

OP	Mnemonic	Description	Arguments	Cond. Codes				15
				N	Z	V	C	
98FD	CVTFH	Convert F-floating to H-floating	src.r, dst.wh	.	.	.	0	
4A	CVTFI	Convert F-floating to long	src.r, dst.wl	.	.	.	0	
49	CVTFW	Convert F-floating to word	src.r, dst.wv	.	.	.	0	
48FD	CVTGB	Convert G-floating to byte	src.rg, dst.wb	.	.	.	0	
38FD	CVTGF	Convert G-floating to F-floating	src.rg, dst.wf	.	.	.	0	
56FD	CVTGH	Convert G-floating to H-floating	src.rg, dst.wh	.	.	.	0	
4AFD	CVTGL	Convert G-floating to longword	src.rg, dst.wl	.	.	.	0	
49FD	CVIGW	Convert G-floating to word	src.rg, dst.wv	.	.	.	0	
68FD	CVTHB	Convert H-floating to byte	src.rh, dst.wb	.	.	.	0	
F7FD	CVTHD	Convert H-floating to D-floating	src.rh, dst.wd	.	.	.	0	
F6FD	CVTHF	Convert H-floating to F-floating	src.rh, dst.wf	.	.	.	0	
76FD	CVTHG	Convert H-floating to G-floating	src.rh, dst.wg	.	.	.	0	
6AFD	CVTHL	Convert H-floating to longword	src.rh, dst.wl	.	.	.	0	
69FD	CVTHW	Convert H-floating to word	src.rh, dst.wv	.	.	.	0	
F5	CVILB	Convert long to byte	src.rl, dst.wb	.	.	.	0	
6E	CVILD	Convert long to D-floating	src.rl, dst.wd	.	.	.	0	
4E	CVTLF	Convert long to F-floating	src.rl, dst.wf	.	.	.	0	
4EFD	CVTLG	Convert longword to G-floating	src.rl, dst.wg	.	.	.	0	

OP	Mnemonic	Description	Arguments	Cond. Codes N Z V C
8CFD	CVTLH	Convert longword to H-floating	src.l, dst.w	. . . 0
F9	CVTLP	Convert long to packed	src.l, dstlen.rw, dstaddr.ab, [R0-3.w]	. . . 0
F7	CVTLW	Convert long to word	src.l, dst.w	. . . 0
38	CVTPL	Convert packed to long	srclen.rw, srcaddr.ab, [R0-3.w], dst.w	. . . 0
08	CVTPS	Convert packed to leading separate	srclen.rw, srcaddr.ab, dstlen.rw, dstaddr.ab, [R0-3.w]	. . . 0
24	CVTPT	Convert packed to trailing	srclen.rw, srcaddr.ab, tldaddr.ab, dstlen.rw, dstaddr.ab, [R0-3.w]	. . . 0
6B	CVTRDI	Convert rounded D-floating to long	src.r, dst.w	. . . 0
4B	CVTRFI	Convert rounded F-floating to long	src.f, dst.w	. . . 0
4BFD	CVTRDL	Convert rounded D-floating to long	src.d, dst.w	. . . 0
6BFD	CVTRHL	Convert rounded H-floating to long	src.h, dst.w	. . . 0
08	CVTSP	Convert leading separate to packed	srclen.rw, srcaddr.ab, dstlen.rw, dstaddr.ab, [R0-3.w]	. . . 0
26	CVTTP	Convert trailing to packed	srclen.rw, srcaddr.ab, tldaddr.ab, dstlen.rw, dstaddr.ab, [R0-3.w]	. . . 0
33	CVTWR	Convert word to byte	src.w, dst.b	. . . 0
6D	CVTWD	Convert word to D-floating	src.w, dst.d	. . . 0

OP	Mnemonic	Description	Arguments	Cond. Codes				12
				N	Z	V	C	
4B	CVTWF	Convert word to F_floating	src.w, dst.wf	.	.	.	0	
4BFD	CVTWG	Convert word to G_floating	src.w, dst.wg	.	.	.	0	
6BFD	CVTWH	Convert word to H_floating	src.w, dst.wh	.	.	.	0	
32	CVTWL	Convert word to long	src.w, dst.wl	.	.	.	0	
97	DECB	Decrement byte	dst.m	.	.	.	.	
D7	DECI	Decrement long	dst.m	.	.	.	.	
D7	DECW	Decrement word	dst.m	.	.	.	.	
86	DIVB2	Divide byte 2-operand	divr.h, quo.mb	.	.	.	0	
87	DIVB3	Divide byte 3-operand	divr.h, divr.h, quo.w	.	.	.	0	
66	DIVD2	Divide D_floating 2-operand	divr.d, quo.m	.	.	.	0	
67	DIVD3	Divide D_floating 3-operand	divr.d, divr.h, quo.w	.	.	.	0	
46	DIVF2	Divide F_floating 2-operand	divr.f, quo.mf	.	.	.	0	
47	DIVF3	Divide F_floating 3-operand	divr.f, divr.f, quo.wf	.	.	.	0	
46FD	DIVG2	Divide G_floating 2-operand	divr.g, quo.mg	.	.	.	0	
47FD	DIVG3	Divide G_floating 3-operand	divr.g, divr.g, quo.wg	.	.	.	0	
66FD	DIVH2	Divide H_floating 2-operand	divr.h, quo.mh	.	.	.	0	
67FD	DIVH3	Divide H_floating 3-operand	divr.h, divr.h, quo.wh	.	.	.	0	
C6	DIVL2	Divide long 2-operand	divr.l, quo.m	.	.	.	0	

OP	Mnemonic	Description	Arguments	Cond. Codes N Z V C
C7	DIVL3	Divide long 3-operand	divr.r, divr.d, quo.wl	. . . 0
27	DIVP	Divide packed	divr.rn.w, o: srcaddr.ab, c: dstlen.w, dstkaddr.ab, qu: quo.w, r: round.ab, [R0-5.w], -16(SP), -1(SP), .abj	. . . 0
A6	DIVW2	Divide word 2-operand	divr.ra, quo.w	. . . 0
A7	DIVW3	Divide word 3-operand	divr.ra, divr.w, c: o.w	. . . 0
32	EDITPC	Edit packed to character string	src: len.w, srcaddr.ab, pattern.ab, dstaddr.ab [R0-5.w]	
7B	FDIV	Extended divide	divr.d, c: divr.q, quo.w, rem.w	. . . 0
74	EMODD	Extended modulus D floating	m: l.rd, m: l.ra, m: lrb, m: l.rd, m: l.w, fract.w	. . . 0
54	EMODF	Extended modulus F floating	m: l.rf, m: l.ra, m: lrb, m: l.rf, m: l.w, fract.w	. . . 0
54H	EMODG	Extended modulus G floating	m: l.rg, m: l.ra, m: lrb, m: l.w, fract.w	. . . 0
74H	EMODH	Extended modulus H floating	m: l.rh, m: l.ra, m: lrb, m: l.w, fract.w	. . . 0
7A	EMUL	Extended multiply	m: l.r, m: l.ra, m: lrb, m: l.w	. . . 0
FD	ESCD	Escape D		
FE	ESCE	Escape E		
FF	ESCF	Escape F		
EE	EXIV	Extract field	o: ca.r, size.rb, o: sa.r, vb, (field.r), dst.w	. . . 0

OP	Mnemonic	Description	Arguments	Cond. Codes	70
				N Z V C	
EF	EXTZV	Extract zero-extended field	pos.rl, size.rb, base.vb, [field.rv], dst.w	0	-
EB	FFC	Find first clear bit	startpos.rl, size.rl, base.vb, [field.rv], findpos.w	0	0 0
EA	FFS	Find first set bit	startpos.rl, size.rb, base.vb, [field.rv], findpos.w	0	- 0 0
00	HALT	Halt (kernel mode only)	[-(KSP).w*]	-	- - -
90	INCB	Increment byte	sum.rb	-	- - -
D8	INCL	Increment long	sum.rl	-	- - -
B6	INCW	Increment word	sum.rw	-	- - -
0A	INDEX	index calculation	subscript.rl, base.rl, +gr.rl, size.rl, entry.rl, addr.wl	-	- 0 0
5C	INSQI II	Insert at head of queue, interlocked	entry.ab, header.sc	0	- 0
5D	INSQTI	Insert at tail of queue, interlocked	entry.ab, header.sc	0	- 0
0E	INSQUC	Insert into queue	entry.ab, addr.wl	-	- - 0 -
F0	INSV	Insert into vector	src.rl, pos.rl, size.rb, base.vb, [field.wv]	-	- - - -
17	JMP	Jump	dst.ab	-	- - - -
16	JSB	Jump to subroutine	dst.ab, [-(SP).r.w]	-	- - - -

Op	Mnemonic	Description	Arguments	Cond. Codes			
				N	Z	V	C
08	LDHCTX	Load process context (kernel mode only)	[PCn, ..., "(XSPn)w"]	-	-	-	-
3A	LOCC	Locate character	char,rb,src,nw,addr,ab,[R0-7,w]	0	-	0	0
39	MAATCHC	Match characters	en1,nw,addr1,ab,[en-2,nw],until2,ab, [R0-3,w]	0	-	0	0
92	MCOMB	Move complemented byte	src,rb,dst,w	-	-	0	-
D2	MCOMI	Move complemented long	src,r,dst,w	-	-	0	-
B2	MCOMW	Move complemented word	src,w,dst,w	-	-	0	-
D9	MPPR	Move from processor register (kernel mode only)	processor,r,dst,w	-	-	0	-
8E	MNEGn	Move negated byte	src,rb,dst,wb	-	-	-	-
72	MNEGd	Move negated D floating	src,rd,dst,wd	-	-	0	0
52	MNEGf	Move negated F floating	src,rf,dst,wf	-	-	0	0
52FD	MNEGG	Move negated G floating	src,rg,dst,wg	-	-	0	0
72FD	MNEGH	Move negated H floating	src,rh,dst,wh	-	-	0	0
CE	MNEGL	Move negated long	src,r,dst,w	-	-	-	-
AE	MNEGw	Move negated word	src,w,dst,w	-	-	-	-
9E	MOVAB	Move address of byte	src,so,dst,w	-	-	0	-

OP	Mnemonic	Description	Arguments	Cond. Codes	22
				N Z V C	
7E	MOVB	Move address of B-floating	src.ab, dst.w	. . 0 -	
DE	MOVBF	Move address of F-floating	src.ab, dst.w	. . 0 -	
7F	MOVGB	Move address of G-floating	src.ab, dst.w	. . 0 -	
7EFD	MOVH	Move address of H-floating	src.ab, dst.w	. . 0 -	
DE	MOVAL	Move address of long	src.ab, dst.w	. . 0 -	
7CFD	MOVAD	Move address of octaword	src.ab, dst.w	. . 0 -	
7E	MOVQ	Move address of quad	src.ab, dst.w	. . 0 -	
3F	MOVW	Move address of word	src.ab, dst.w	. . 0 -	
90	MOVB	Move byte	src.b, dst.b	. . 0 -	
28	MOVCB	Move character 8-operand	len.rw, srcaddr.ab, [HG-5.w], dstaddr.ab, [HG-5.w]	0 1 0 0	
2C	MOVCS	Move character 5-operand	src.len.rw, srcaddr.ab, [HG-5.w], dstaddr.ab, [HG-5.w]	. . 0 .	
70	MOVB	Move B-floating	src.b, dst.w	. . 0 -	
60	MOVBF	Move F-floating	src.f, dst.w	. . 0 -	
50FD	MOVGB	Move G-floating	src.g, dst.w	. . 0 -	
70FD	MOVH	Move H-floating	src.f, dst.w	. . 0 -	
D0	MOVL	Move long	src.l, dst.w	. . 0 -	
70FD	MOVQ	Move octaword	src.q, dst.w	. . 0 -	

OP	Mnemonic	Description	Arguments	Cond. Codes			
				N	Z	V	C
34	MOV _P	Move packed	len.rw, s:addr.ab; dst:addr.ab; [R0-3.w]	.	.	0	-
DC	MOV _{PSL}	Move processor status on word	dst.w	.	.	-	-
70	MOV _Q	Move quad	s:rc.r; dst.wq	.	.	0	-
2E	MOV _{TC}	Move translated characters	src.len.rw; src:addr.ab; fill.rb; tbl:addr.ab; dst.len.rw; dst:addr.ab; [R0-5.w]	.	.	0	-
2F	MOV _{TUC}	Move translated unit character	src.len.rw; src:addr.ab; escape.rb; tbl:addr.ab; dst.len.rw; dst:addr.ab; [R0-5.w]	.	.	-	-
B0	MOV _W	Move word	src.rw; dst.wq	.	.	0	-
9A	MOV _{ZBL}	Move zero-extended byte to long	src.rb; dst.w	0	.	0	-
9B	MOV _{ZBW}	Move zero-extended byte to word	src.rb; dst.rw	0	.	0	-
3C	MOV _{ZWL}	Move zero-extended word to long	src.w; dst.w	0	.	0	-
DA	MTP _R	Move to processor register (kernel mode only)	src.r; proc.reg.w	.	.	0	-
B4	MUL _{B2}	Multiply byte 2-operand	mult.rb; proc.mo	.	.	-	0
B5	MUL _{B3}	Multiply byte 3-operand	mult.rb; mult.ro; prod.w	.	.	-	0
64	MULD ₂	Multiply D-floating 2-operand	mult.rc; prod.mf	.	.	-	0
65	MULD ₃	Multiply D-floating 3-operand	mult.rc; mult.ro; prod.mf	.	.	-	0
44	MUL _{F2}	Multiply F-floating 2-operand	mult.rl; proc.rl	.	.	-	0

OP	Mnemonic	Description	Arguments	Cond. Codes	24
				N Z V C	
45	MULF3	Multiply F floating 3-operand	mulr.f, muldr.f, prod.wf	. . . 0	
44FD	MULG2	Multiply G floating 2-operand	mulr.g, prod.lng	. . . 0	
45FD	MULG3	Multiply G floating 3-operand	mulr.g, muldr.g, prod.wg	. . . 0	
64FD	MULH2	Multiply G floating 2-operand	mulr.h, prod.mh	. . . 0	
65FD	MULH3	Multiply H floating 3-operand	mulr.h, muldr.h, prod.wh	. . . 0	
C4	MULL2	Multiply long 2-operand	mul.r.l, prod.ml	. . . 0	
C5	MULL3	Multiply long 3-operand	mul.r.l, muldr.l, prod.wl	. . . 0	
25	MULP	Multiply packed	muldr.en.w, muldr.ad, muldr.en.w, muldr.ad, prod.en.w, prod.ad, ab, [R0-5.w]	. . . 0	
A4	MULW2	Multiply word 2-operand	mulr.w, prod.mw	. . . 0	
A5	MULW3	Multiply word 3-operand	mulr.w, muldr.w, prod.ww	. . . 0	
01	NOP	No operation			
75	POLYD	Evaluate polynomial D floating	arg.rd, degree.w, tbladdr.ab, [R0-5.w]	. . . 0	
55	POLYF	Evaluate polynomial F floating	arg.rf, degree.w, tbladdr.ab, [R0-5.w]	. . . 0	
55FD	POLYG	Evaluate polynomial G floating	arg.rg, degree.w, tbladdr.ab, [R0-5.w]	. . . 0	
75FD	POLYH	Evaluate polynomial H floating	arg.rh, degree.w, tbladdr.ab, [R0-5.w], -16(SP):-1(SP).w]	. . . 0	

DP	Mnemonic	Description	Arguments	Cond. Codes			
				N	Z	V	C
BA	POPR	Pop registers	mask, rw, [(SP) - 4]	-	-	-	-
6C	PROBR	Probe read access	mode, rb, len, rw, base, ab	U	-	0	-
0D	PROBW	Probe write access	mode, rb, len, rw, base, ab	U	-	0	-
9F	PUSHAB	Push address of byte	src, ab, [-(SP), w]			0	-
7F	PUSHAD	Push address of D floating	src, aq, [-(SP), w]			0	-
DF	PUSHAF	Push address of F floating	src, al, [-(SP), w]			0	-
7F	PUSHAG	Push address of G floating	src, aq, [-(SP), w]			0	-
7FFD	PUSHAH	Push address of H floating	src, aq, [-(SP), w]			0	-
DF	PUSHAL	Push address of long	src, al, [-(SP), w]			0	-
7FFD	PUSHAQ	Push address of quadword	src, aq, [-(SP), w]			0	-
7F	PUSHAQ	Push address of quad	src, aq, [-(SP), w]			0	-
3F	PUSHAW	Push address of word	src, aw, [-(SP), w]			0	-
0D	PUSHL	Push long	src, al, [-(SP), w]			0	-
8B	PUSHR	Push registers	mask, rw, [-(SP), w*]	-	-	-	-
02	REI	Return from exception or interrupt	[(SP) - 4]				
5E	REMOHI	Remove from head of queue. interlocked	header, aq, src, w	0			

OP	Mnemonic	Description	Arguments	Cond. Codes	26
				N Z V C	
5F	REMQT	Remove from tail of queue, interlocked	header.ab, addr.wl	0 . . .	
0F	REMQ	Remove from queue	entry.ab, addr.wl		
04	RET	Return from procedure	[ISP; + .rl]		
9C	ROT	Rotate long	count.r, src.rl, dst.wl	. . 0 .	
05	RSD	Return from subroutine	[ISP; + .rl]		
57	Reserved	Reserved			
5A	Reserved	Reserved			
5B	Reserved	Reserved			
77	Reserved	Reserved			
FE	Reserved	Reserved			
FF	Reserved	Reserved			
D9	SBWC	Subtract with carry	src.rl, dst.ml		
2A	SCANC	Scan for character	len.wl, addr.ab, toaddr.ab, mask.r, [RU-3.wl]	0 . 0 0	
3B	SKPC	Skip character	char.r, len.wl, addr.ab, [PC-1.wl]	0 . 0 0	
F4	SORGEQ	Subtract one and branch on greater or equal	index.ml, displ.bb		

OP	Mnemonic	Description	Arguments	Cond. Codes			
				N	Z	V	C
F5	SOBGTH	Subtract one and branch on greater	index, ml, displ, bb	.	.	.	.
2B	SPANC	Span characters	len, rw, addl, ab, to, addr, ab, mask, rb, [R0-3, w]	0	.	0	0
82	SUBB2	Subtract byte 2-operand	sub, rb, dif, mo	.	.	.	.
83	SUBB3	Subtract byte 3-operand	sub, rb, min, rb, dif, wb	.	.	.	.
62	SUBD2	Subtract D-floating 2-operand	sub, rd, dif, md	.	.	.	0
63	SUBD3	Subtract D-floating 3-operand	sub, rd, min, rd, dif, wd	.	.	.	0
42	SUBF2	Subtract F-floating 2-operand	sub, rf, dif, ml	.	.	.	0
43	SUBF3	Subtract F-floating 3-operand	sub, rf, min, rf, dif, wl	.	.	.	0
42FD	SUBG2	Subtract G-floating 2-operand	sub, rg, dif, mg	.	.	.	0
43FD	SUBG3	Subtract G-floating 3-operand	sub, rg, min, rg, dif, wg	.	.	.	0
62FD	SUBH2	Subtract H-floating 2-operand	sub, rh, dif, mh	.	.	.	0
63FD	SUBH3	Subtract H-floating 3-operand	sub, rh, min, rh, dif, wh	.	.	.	0
02	SUBL2	Subtract long 2-operand	sub, rl, dif, m	.	.	.	.
03	SUBL3	Subtract long 3-operand	sub, rl, min, rl, dif, lw	.	.	.	.
22	SUBP4	Subtract packed 4-operand	sublen, rw, subaddr, ab, dif, op, rw, difaddr, ab, [R0-3, w]	.	.	.	0

OP	Mnemonic	Description	Arguments	Cond. Codes			
				N	Z	V	C
23	SUBB5	Subtract packed 5-operand	sub.op.rw, subaddr.ab, min.op.rw, minaddr.ab, diflen.rw, difaddr.ab. [RQ-5 w]	.	.	.	0
A2	SUBW2	Subtract word 2-operand	sub.rw, dif.rw	.	.	.	.
A3	SUBW3	Subtract word 3-operand	sub.rw, min.rw, of.rw	.	.	.	.
07	SVPCTX	Save process context (kernel mode only)	[R7] = r7; [K3F].w*	.	.	.	.
95	TSTB	Test byte	src.tb	.	.	0	0
73	TSTD	Test D-floating	src.rd	.	.	0	0
53	TSTF	Test F-floating	src.ft	.	.	0	0
53FD	TSTG	Test G-floating	src.rg	.	.	0	0
73FD	TSTH	Test H-floating	src.rh	.	.	0	0
05	TSTL	Test long	src.rl	.	.	0	0
05	TSTW	Test word	src.rw	.	.	0	0
FC	XFC	Extended function call	User defined operands	0	0	0	0
8C	XORB2	Exclusive or byte 2-operand	mask.tb, dst.tb	.	.	0	.

OP	Mnemonic	Description	Arguments	Cond. Codes			
				N	Z	V	C
BD	XORB2	Exclusive or byte 3-operand	mask rb, src rb, dst wb			0	-
CC	XORL2	Exclusive or long 2-operand	mask rl, dst rpl			0	-
CD	XORL3	Exclusive or long 3-operand	mask rl, src rl, dst wpl			0	-
AC	XORW2	Exclusive or word 2-operand	mask rw, dst rwy			0	-
AD	XORW3	Exclusive or word 3-operand	mask rw, src rw, dst wyw			0	-

INSTRUCTIONS

30

Numeric Order

00	HALT	10	BSEB	1E	BCC	2C	MOVC5	3A	LOCC
01	NOP	11	BFB	1F	BGEQU	2D	CMPC5	3B	SKPC
02	RFI	12	BNEQ	1F	BCS	2E	MOVIC	3C	MOVZWL
03	RPT	12	BNEQU	1F	BLSSU	2F	MOVTUC	3D	ACBW
04	RFT	13	BEQL	20	ADDP4	3D	BSBW	3E	MOVAV
05	RSB	12	BEQLU	21	ADDP8	31	BRW	3F	PUSHAW
06	LDPCTX	14	BGTR	22	SUBP4	32	CVTWL	40	ADDF2
07	SVPCTX	15	BLEQ	23	SUBP5	32FD	CVTDH	40FD	ADDG2
08	CVTPS	16	JSB	24	CVTHI	33	CVTWB	41	ADDF3
09	CVTSP	17	JMP	25	MULP	33FD	CVTGF	41FD	ADDG3
0A	INDEX	15	BGEQ	26	CVTTP	34	MOVPP	42	SUBF2
0B	CHK	19	BLSS	27	DIVP	35	CMPP3	42FD	SUBG2
0C	PROBER	1A	BGTRU	28	MOVC3	35	CVTPL	43	SUBF3
0D	PROBEW	1B	BLEQU	29	CMPC3	37	CMPP4	43FD	SUBG3
0E	INSQUE	1C	BVC	2A	SCANC	38	EDTPC	44	MULF2
0F	REMQUE	1D	BVS	2B	SPANC	39	MATCHC	44FD	MULG2

Numeric Order

45	MULF3	4F	CVTLF	57	Reservac	65	MULD3	6E	CVTLD
45FD	MULG3	4EFD	CVTLG	58	ADAWI	65FD	MULH3	6EFD	CVTLH
46	DIVF2	4F	ACBF	5A	Reservac	66	DIVD2	6F	ACPD
46FD	DIVG2	4FFD	ACBG	5B	Reservac	66FD	DIVH2	6FFD	ACPH
47	DIVF3	50	MOVF	5C	INSQHI	67	DIVD3	70	MOVH
47FD	DIVG3	50FD	MOVG	5D	INSQTI	67FD	DIVH3	70FD	MOVH
48	CVTFB	51	CMFF	5E	REMOHI	68	CVTDB	71	CMFD
48FD	CVTGB	51FD	CMFG	5F	REMOHI	68FD	CVTHB	71FD	CMFH
49	CVTFW	52	MNEGF	60	ADDD2	68	CVTDW	72	MNEGO
49FD	CVTGW	52FD	MNEGG	60FD	ADDD2	69FD	CVTHW	72FD	MNEGH
4A	CVTFI	53	TSTF	61	ADDD3	6A	CVIDL	73	TSTD
4AFD	CVTGI	53FD	TSTG	61FD	ADDD3	6AFD	CVIHL	73FD	TSTH
4B	CVTRFL	54	FMODF	62	SUBD2	6B	CVTRUL	74	EMODD
4BFD	CVTRGL	54FD	FMODG	62FD	SUBH2	6BFD	CVTRHL	74FD	FMODH
4C	CVTFB	55	POLYF	63	SLBD3	6C	CVTBD	75	POLYB
4CFD	CVTBG	55FD	POLYG	63FD	SLBH3	6CFD	CVTBH	75FD	POLYH
4D	CVTFW	56	CVTFD	64	MULD2	6D	CVTWD	76	CVTDF
4DFD	CVTWG	56FD	CVTGH	64FD	MULH2	6DFD	CVTWH	76FD	CVTHG

Numeric Order

77	Reserved	7F	PUSHAG	8C	MNEG0	9E	MOVAB	BC	MOVW
78	ASHL	7F	PUSHAQ	8F	CASCB	9F	PUSHA8	B1	CMPLW
79	ASHQ	7FFD	PUSHAH	90	MOV8	A0	ADDW2	B2	MCOMW
7A	EMUL	7FFD	PUSHAQ	91	CMPLB	A1	ADDW3	B3	BITW
7B	EDIV	80	ADDB2	92	MCOMB	A2	SUBW2	B4	CLRW
7C	CLHD	81	ADDB3	93	BITB	A3	SUBW3	B5	TSTW
7C	CLHG	82	SLBB2	94	CLRB	A4	MULW2	B6	INCW
7C	CLRQ	83	SLBB3	95	TSTB	A5	MULW3	B7	DEGW
7CFD	CLRH	84	MULB2	96	INCB	A6	DIVW2	B8	DISPSW
7CFD	CLRO	85	MULB3	97	DECB	A7	DIVW3	B9	BICPSW
7D	MOVQ	86	DIVB2	98	CVTB	A8	BISW2	BA	POPR
7DFD	MOVQ	87	DIVB3	98FD	CVTFL	A9	BISW3	BB	PUSHR
7E	MOVAD	88	BISB2	99	CVTBW	AA	BICW2	BC	CHMK
7E	MOVAG	89	BISB3	99FD	CVTFQ	AB	BICW3	BD	CHME
7E	MOVAG	8A	BICB2	8A	MOVZBL	AC	XORW2	BE	CHMS
7EFD	MOVAG	8B	BICB3	8B	MOVZBW	AD	XORW3	BF	CHMU
7EFD	MOVAG	8C	XORB2	8C	ROTL	AE	MNEGW	C0	ADDL2
7F	PUSHAD	8D	XORB3	8D	ACBB	AF	CASEW	C1	ADDL3

Numeric Order

C2	SUBL2	D4	CLHF	F3	BBOS	F5	SOBGTR
C3	SUBL3	D4	CLHL	F4	BBSC	F6	CVTLB
C4	MULL2	D5	TSTL	E5	BBCC	F6FD	CVTHF
C5	MULL3	D6	INCL	E6	BBSS	F7	CVTIW
C6	DIVL2	D7	DECL	E7	BBCI	F7FD	CVTHD
C7	DIVL3	D8	ADWC	E8	BLBS	F8	ASHIP
C8	BISL2	D9	SBWC	E9	BLBC	F9	CVTLP
C9	BISL3	DA	MTPR	EA	FBS	FA	CALLG
CA	DICL2	DB	MTPR	EB	FFC	FB	CALLS
CB	DICL3	DC	MOVPS	EC	CMPV	FC	XFC
CC	XORL2	DD	PUSHL	ED	CMPZV	FD	ESCD
CD	XORL3	DE	MOVAT	EF	EXTV	FDFF	BUGL
CE	MNEGL	DE	MOVAL	EF	EXTZV	FE	ESCE
CF	CASEL	DF	PUSHAF	FD	INSV	FE	Reserved
DD	MOVL	DF	PUSHAL	F1	ACBL	FEFF	BUGW
DE	CMPL	E0	BBS	F2	AORI SS	FF	ESCF
DE	MOOML	E1	BBC	F3	ADDI FQ	FF	Reserved
DE	BT L	F2	BBSS	F4	SOBGEO		

Hexadecimal – ASCII Conversion

HEX Code	ASCII Char	HEX Code	ASCII Char	HEX Code	ASCII Char	HEX Code	ASCII Char
00	NULL	20	SP	40	@	60	`
01	SOH	21	!	41	A	61	a
02	STX	22	"	42	B	62	b
03	ETX	23	#	43	C	63	c
04	EOT	24	\$	44	D	64	d
05	ENG	25	%	45	E	65	e
06	ACK	26	&	46	F	66	f
07	DEL	27	'	47	G	67	g
08	BS	28	(	48	H	68	h
09	HT	29	)	49	I	69	i
0A	LF	2A	*	4A	J	6A	j
0B	VT	2B	+	4B	K	6B	k
0C	FF	2C	,	4C	L	6C	l
0D	CR	2D	-	4D	M	6D	m

HEX Code	ASCII Char	HEX Code	ASCII Char	HEX Code	ASCII Char	HEX Code	ASCII Char
0E	SO	2E	.	4E	N	6E	n
0F	SI	2F	:	4F	O	6F	o
10	DLE	30	0	50	P	70	p
11	DC1	31	1	51	Q	71	q
12	DC2	32	2	52	R	72	r
13	DC3	33	3	53	S	73	s
14	DC4	34	4	54	T	74	t
15	NAK	35	5	55	U	75	u
16	SYN	36	6	56	V	76	v
17	ETB	37	7	57	W	77	w
18	CAN	38	8	58	X	78	x
19	EM	39	9	59	Y	79	y
1A	SUB	3A		5A	Z	7A	z
1B	ESC	3B		5B	[	7B	{
1C	FS	3C	<	5C	\	7C	
1D	GS	3D	=	5D	]	7D	}
1E	RS	3E	>	5E	^	7E	~
1F	US	3F	?	5F	_	7F	DEL

DATA TYPES

BYTE



WORD



LONGWORD

3

1

C

A

QUADWORD

3

1

C

A

A+4

B


3


2

2


KIP-025

OUTAWERE





G __ FLOATING



1 1
5 4

C

S	EXPONENT
	FRACTION
	FRACTION
	FRACTION
	FRACTION
	FRACTION
	FRACTION
	FRACTION

A

A+2

A+4

A+6

A+8

A+10

A+12

A+14

ORBIT

Variable Length Bit Field




P = STARTING LOCATION OF BIT FIELD
 S = SIZE OF FIELD

000000

Character String

•
•
•



W10077

Trailing Numeric String

Representation of Least Significant Digit and Sign

Zoned Numeric Format				Overpunch Format			
Digit	Decimal	Hex	ASCII Char	Decimal	Hex	ASCII Character Norm ALT	
0	48	30	0	120	7D	I	0 [?
1	49	31	1	65	41	A	1
2	50	32	2	66	42	B	2
3	51	33	3	67	43	C	3
4	52	34	4	68	44	D	4
5	53	35	5	69	45	E	5
6	54	36	6	70	46	F	6
7	55	37	7	71	47	G	7
8	56	38	8	72	48	H	8
9	57	39	9	73	49	I	9

Zoned Numeric Format

Digit	Decimal	Hex	ASCII Char	Decimal	Hex	ASCII Character Norm Alt
0	112	70	0	125	7D	I
1	113	71	1	74	4A	J
2	114	72	2	75	4B	K
3	115	73	3	76	4C	L
4	116	74	4	77	4D	M
5	117	75	5	78	4E	N
6	118	76	6	79	4F	O
7	119	77	7	80	50	P
8	120	78	8	81	51	Q
9	121	79	9	82	52	R


Overpunch Format

Leading Separate Numeric String Sign Representation

Sign	Decimal	Hex	ASCII Character
-	43	2D	-
.	32	2C	<blank>
-	45	2D	-

The preferred representation for "-" is ASCII " ".

Packed Decimal String



MS4675

Packed Decimal Sign Nibble Representation

Sign	Decimal	Hex
—	10, 12, 14 or 15	A, C, E, or F
—	11 or 13	B or D

The preferred sign representation is 12 for “+” and 13 for “-”.

ASSEMBLER NOTATION FOR ADDRESSING MODES


50

S^#5	forced short literal
#5	optimized short literal
R10	register
(R10)	register deferred
+(R10)	autoincrement
(R10)+	autoincrement
#START	immediate
!^#1	forced immediate
@(R10)	autoincrement deferred
@#START	absolute
1(R10)	optimized by 1 displacement
0(R10)	optimized register deferred
@1(R10)	optimized by 1 displacement deferred
@(R10)	optimized by 1 displacement deferred
START	optimized pc relative
@START	optimized pc relative deferred


1234(R10)	collided word displacement
0x1234(R10)	collided word displacement deferred
1234!6678(R10)	longword displacement
0x1234!6678(R10)	longword displacement deferred
B<12(R10)	forced byte displacement
B<START	forced byte pc relative
R<B<12(R10)	forced byte displacement deferred
@B<START	forced byte pc relative deferred
W<12(R10)	forced word displacement
W<START	forced word pc relative
@W<12(R10)	forced word displacement deferred
@W<START	forced word pc relative deferred
L<12(R10)	forced longword displacement
L<START	forced longword pc relative
@L<12(R10)	forced longword displacement deferred
@L<START	forced longword pc relative deferred
(R10)(R11)	register deferred index
-(R10)(R11)	autodecrement index
(R10)(R11)	autoincrement index
@(R10)(R11)	autoincrement deferred access

@@#START[R11]	absolute indexed
T[R10][R11]	optimized byte displacement indexed
Q[R10][R11]	optimized register difference indexed
@1[R10][R11]	optimized byte displacement deferred indexed
Q[R10][R11]	implied byte displacement deferred indexed
1234[R10][R11]	optimized word displacement indexed
Q1234[R10][R11]	optimized word displacement deferred indexed
12345678[R10][R11]	longword displacement indexed
W12345678[R10][R11]	longword displacement deferred indexed
START[R11]	optimized cc relative indexed
@START[R11]	optimized cc relative deferred indexed
B^12[R10][R11]	forced byte displacement indexed
B^START[R11]	forced byte displacement indexed
@B^12[R10][R11]	forced byte displacement deferred indexed
@B^START[R11]	forced byte displacement deferred indexed
W^12[R10][R11]	forced word displacement indexed
W^START[R11]	forced word displacement indexed
@W^12[R10][R11]	forced word displacement deferred indexed

@00*START[R+1]	forced word bc relative deferred indexed
L*12(R+0)[R+1]	forced longword displacement indexed
L*START[R+1]	forced longword bc relative indexed
@L*12(R+0)[R+1]	forced longword displacement deferred indexed
@L*START[R+1]	forced longword bc relative deferred



PROCESSOR STATUS WORD



106-73


POWERS OF 2

2^n	n
256	8
512	9
1024	10
2048	11
4096	12
8192	13
16384	14
32768	15
65536	16
131072	17
262144	18
524288	19
1048576	20
2097152	21
4194304	22
8388608	23
16777216	24

POWERS OF 16

16^n	n
1	0
16	1
256	2
4096	3
65536	4
1048576	5
16777216	6
268435456	7
4294967296	8
68719476736	9
1099511627776	10
17592186044416	11
281474976716856	12
4503599827370496	13
72057597037927936	14
1152921504606848976	15

STACK FRAME FORMAT



(C) U.S. GOVERNMENT PRINTING OFFICE: 1974

[illegible]

2014-15



Digital Equipment Corporation • Bedford, MA 01730