



MAINTENANCE MANUAL VOLUME 2

For additional copies order No. EK-8E002-MM-005 from Communications Services

Digital Equipment Corporation, Maynard, Massachusetts 01754 Price: \$25.00

digital equipment corporation • maynard. massachusetts

1st Edition, May 1972
2nd Printing (Rev), February 1973
3rd Printing (Rev), August 1973
4th Printing (Rev), January 1974
5th Printing (Rev), February 1975

Copyright © 1972, 1973, 1974, 1975 by Digital Equipment Corporation

The material in this manual is for informational purposes and is subject to change without notice.

Printed in U.S.A.

The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

DEC	PDP
FLIP CHIP	FOCAL
DIGITAL	COMPUTER LAB

TABLE OF CONTENTS SUMMARY

Part 1—	Extended Arithmetic Option
	Chapter 1 KE8-E Extended Arithmetic Option
Part 2—	Memory Equipment Options
	Chapter 1 MR8-F 1K PROM
	Chapter 2 KM8-E Memory Extension and Timeshare
	Chapter 3 MR8-E Read Only Memory
	Chapter 4 MI8-E Hardware Bootstrap Loader
	Chapter 5 MP8-E Memory Parity
Part 3—	Real Time Clock Options
	Chapter 1 Real Time Clock Options
Part 4—	Power Fail Option
	Chapter 1 KP8-E Power Fail and Auto-Restart
Part 5—	Interprocessor Options
	Chapter 1 DB8-E Interprocessor Buffer
Part 6—	External Bus Interface Control Options
	Chapter 1 KA8-E Positive I/O Bus Interface
	Chapter 2 KD8-E Data Break Interface

CONTENTS

Page

PART 1 EXTENDED ARITHMETIC ELEMENT OPTION

CHAPTER 1 KE8-E EXTENDED ARITHMETIC ELEMENT

Section 1 Introduction

1.1	General Description	1-1
1.2	Software	1-1
1.3	Companion Documents	1-1

Section 2 Installation

1.4	Installation	1-3
1.5	Checkout	1-3

Section 3 System Description

1.6	Step Counter Loading Operation (Figure 1-3)	1-4
1.7	Step Counter to Accumulator Loading Operation (Figure 1-4)	1-7
1.8	The Shift Left Operation	1-7
1.9	Right Shift Operations (Figure 1-5)	1-7
1.10	Normalize Instruction (Figure 1-6)	1-9
1.11	Double-Precision Skip if Zero (DPSZ) (Figure 1-7)	1-9
1.12	Double-Precision Complement (DCM) (Figure 1-8)	1-10
1.13	Double-Precision Increment (DPIC) (Figure 1-9)	1-10
1.14	Double-Precision Store (DST) (Figure 1-10)	1-11
1.15	Double-Precision Add (DAD) (Figure 1-11)	1-11
1.16	Subtract AC from MQ (SAM) (Figure 1-12)	1-13
1.17	Multiply Instruction (MUY) (Figure 1-13)	1-13
1.18	Divide Instruction (DVI) (Figure 1-15)	1-14

Section 4 Detailed Logic

1.19	EAE Instruction Decoding Logic	1-19
1.19.1	EIR Register	1-19
1.19.2	MODE Flip-Flop Logic	1-19
1.19.3	ROM Logic	1-19
1.20	EAE Timing Logic	1-21
1.20.1	EAE Timing Generator Timing Diagram	1-21
1.21	EAE Source Control Signals	1-22
1.21.1	Register Input Enable Signals	1-27
1.21.2	Data Line Enable Signals	1-29
1.21.3	Data Enable Signals	1-29
1.22	EAE Route Control Signals	1-30
1.22.1	Step Counter Loading and Control Logic	1-30
1.22.2	Step Counter Logic	1-32