

D. Torada



INTEROFFICE MEMORANDUM

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as a basis for the manufacture or sale of items without written permission.

DATE: 8 November 1967

SUBJECT: PDP-X Documentation

TO: Distribution
Lists A,B,C,D,E

FROM: H. Burkhardt

Attached is an up-to-date list of all PDP-X Technical Memoranda. Several of the items have not yet been distributed.

Memoranda have been distributed as a function of the Distribution Key as many of the documents pertain only to one or two of the departments involved in this project. Each department will receive one set of all memoranda as follows:

Marketing	John Jones
Programming	Bill Segal
Technical Publications	Ed Boguse
Production	Dave Knoll

in addition to the copies of specific documents received by individuals in each department.

We are trying to keep the total number of documents in circulation to a minimum to reduce duplication time, cost, etc. and to prevent any potential security problems. Copies of any document may be requested, but try to keep this to an absolute minimum. Your co-operation is appreciated.

jeh

- 1 INTRODUCTION TO PDP-X TECHNICAL MEMORANDUM
- 2 MEMORANDUM DISTRIBUTION LIST
- 3 PDP-X DESIGN GOALS (C)
- 4 PDP-X DESIGN DECISIONS (C)
- 5 SPECIFICATIONS
- 6 PDP-X SYSTEM ARCHITECTURE (C)
OBSOLETE BY MEMORANDUM NUMBER 16
- 7 LIGHT DUTY CARD READER (C)
- 8 SMALL XY DISPLAY (C)
- 9 BUS TO BUS ADAPTER (C)
- 10 PROGRESS 7-17-67 (ARCHITECTURE) (C)
- 11 DECTAPE TAPE FORMAT CONSIDERATIONS
- 12 DETAILED MODEL SPECIFICATIONS (C)
REVISED BY MEMORANDUM NUMBER 27
- 13 PDP-X PROCESSOR DESCRIPTION (C)
OBSOLETE BY MEMORANDUM NUMBER 29
- 14 PRELIMINARY MEMORY BUS DESCRIPTION (C)
- 15 INCREMENTAL PLOTTER CONTROL (C)
- 16 PDP-X SYSTEM ARCHITECTURE (REVISED) (C)

- 17 COMMENTS ON LACK OF HALT INSTRUCTION
- 18 PDP-X INSTRUCTION SIMULATOR
REVISED BY MEMORANDUM NUMBER 33
- 19 PDP-X DIAGNOSTIC GOALS
- 20 MEMORANDUM INDEX PROGRAM
- 21 PROCESSOR/MEMORY TIMING RELATIONS
- 22 (TO BE WRITTEN)
- 23 PDP-X SOFTWARE SCHEDULE
- 24 PDP-X/II REGISTER SECTION (PROPOSED)
- 25 PDP-X PROCESSOR PRIMER
- 26 I/O BUS SEQUENCES
- 27 MARKETING SUGGESTIONS FOR FIRST IMPLEMENTATIONS
- 28 PDP-X FORTRAN IV INITIAL SPECIFICATIONS
- 29 PDP-X PROCESSOR DESCRIPTION (REVISED)
- 30 CONTROL MEMORY FORMAT (PRELIMINARY)
- 31 PDP-X/II PROGRAMMERS CONSOLE
- 32 EOP CLASS INSTRUCTIONS
- 33 ADDITIONS TO PDP-X INSTRUCTION SIMULATOR

(TO BE WRITTEN)	22
ADDITIONS TO PDP-X INSTRUCTION SIMULATOR	33
BUS TO BUS ADAPTER (C)	9
COMMENTS ON LACK OF HALT INSTRUCTION	17
CONTROL MEMORY FORMAT (PRELIMINARY)	30
DECTAPE TAPE FORMAT CONSIDERATIONS	11
DETAILED MODEL SPECIFICATIONS (C)	12
REVISED BY MEMORANDUM NUMBER 27	
EOP CLASS INSTRUCTIONS	32
INCREMENTAL PLOTTER CONTROL (C)	15
INTRODUCTION TO PDP-X TECHNICAL MEMORANDUM	1
IO BUS SEQUENCES	26
LIGHT DUTY CARD READER (C)	7
MARKETING SUGGESTIONS FOR FIRST IMPLEMENTATIONS ..	27
MEMORANDUM DISTRIBUTION LIST	2
MEMORANDUM INDEX PROGRAM	20
PDP-X DESIGN DECISIONS (C)	4
PDP-X DESIGN GOALS (C)	3

PDP-X DIAGNOSTIC GOALS	19
PDP-X FORTRAN IV INITIAL SPECIFICATIONS	28
PDP-X INSTRUCTION SIMULATOR	18
REVISED BY MEMORANDUM NUMBER 33	
PDP-X PROCESSOR DESCRIPTION (C)	13
OBSOLETE BY MEMORANDUM NUMBER 29	
PDP-X PROCESSOR DESCRIPTION (REVISED)	29
PDP-X PROCESSOR PRIMER	25
PDP-X SOFTWARE SCHEDULE	23
PDP-X SYSTEM ARCHITECTURE (C)	6
OBSOLETE BY MEMORANDUM NUMBER 16	
PDP-X SYSTEM ARCHITECTURE (REVISED) (C)	16
PDP-X/II PROGRAMMERS CONSOLE	31
PDP-X/II REGISTER SECTION (PROPOSED)	24
PRELIMINARY MEMORY BUS DESCRIPTION (C)	14
PROCESSOR/MEMORY TIMING RELATIONS	21
PROGRESS 7-17-67 (ARCHITECTURE) (C)	10
SMALL XY DISPLAY (C)	8
SPECIFICATIONS	5

ARCHITECTURE

MARKETING SUGGESTIONS FOR FIRST IMPLEMENTATIONS ..	27
PDP-X PROCESSOR DESCRIPTION (C)	13
OBSOLETE BY MEMORANDUM NUMBER 29	
PDP-X PROCESSOR DESCRIPTION (REVISED)	29
PDP-X SYSTEM ARCHITECTURE (C)	6
OBSOLETE BY MEMORANDUM NUMBER 16	
PDP-X SYSTEM ARCHITECTURE (REVISED) (C)	16
PROGRESS 7-17-67 (ARCHITECTURE) (C)	10

BUS

BUS TO BUS ADAPTER (C)	9
IO BUS SEQUENCES	26
PRELIMINARY MEMORY BUS DESCRIPTION (C)	14

CARD READER

LIGHT DUTY CARD READER (C)	7
----------------------------------	---

COMMUNICATIONS

BUS TO BUS ADAPTER (C) 9

CONSOLE

PDP-X/II PROGRAMMERS CONSOLE 31

CONTROL MEMORY

CONTROL MEMORY FORMAT (PRELIMINARY) 30

DECTAPE

DECTAPE TAPE FORMAT CONSIDERATIONS 11

DECTAPE FORMAT

DECTAPE TAPE FORMAT CONSIDERATIONS 11

DESIGN

PROCESSOR/MEMORY TIMING RELATIONS 21

SPECIFICATIONS 5

DESIGN DECISIONS

DETAILED MODEL SPECIFICATIONS (C) 12

REVISED BY MEMORANDUM NUMBER 27

DESIGN DECISIONS

(CONT.)

PDP-X DESIGN DECISIONS (C)	4
PDP-X SYSTEM ARCHITECTURE (C)	6
OBSOLETE BY MEMORANDUM NUMBER 16	
PDP-X SYSTEM ARCHITECTURE (REVISED) (C)	16
PDP-X/II REGISTER SECTION (PROPOSED)	24

DESIGN GOALS

PDP-X DESIGN GOALS (C)	3
------------------------------	---

DIAGNOSTIC

PDP-X DIAGNOSTIC GOALS	19
------------------------------	----

DISPLAY

SMALL XY DISPLAY (C)	8
----------------------------	---

DISTRIBUTION LIST

MEMORANDUM DISTRIBUTION LIST	2
------------------------------------	---

DOUBLE PRECISION

EOP CLASS INSTRUCTIONS	32
------------------------------	----

FIRST IMPLEMENTATIONS

MARKETING SUGGESTIONS FOR FIRST IMPLEMENTATIONS .. 27

FLOATING POINT

EOP CLASS INSTRUCTIONS 32

FORMAT

INTRODUCTION TO PDP-X TECHNICAL MEMORANDUM 1

FORTRAN

PDP-X-FORTRAN IV INITIAL SPECIFICATIONS 28

GOALS

PDP-X DESIGN GOALS (C) 3

PDP-X DIAGNOSTIC GOALS 19

INDEX

MEMORANDUM INDEX PROGRAM 20

INSTRUCTION SET

ADDITIONS TO PDP-X INSTRUCTION SIMULATOR 33

INSTRUCTION SET

(CONT.)

COMMENTS ON LACK OF HALT INSTRUCTION	17
EOP CLASS INSTRUCTIONS	32
PDP-X INSTRUCTION SIMULATOR	18
REVISED BY MEMORANDUM NUMBER 33	
PDP-X PROCESSOR DESCRIPTION (C)	13
OBSOLETE BY MEMORANDUM NUMBER 29	
PDP-X PROCESSOR DESCRIPTION (REVISED)	29
PDP-X PROCESSOR PRIMER	25

INTERPROCESSOR

BUS TO BUS ADAPTER (C)	9
------------------------------	---

INTRODUCTORY MATERIAL

PDP-X PROCESSOR PRIMER	25
------------------------------	----

IO

BUS TO BUS ADAPTER (C)	9
------------------------------	---

10

(CONT.)

DECTAPE TAPE FORMAT CONSIDERATIONS	11
INCREMENTAL PLOTTER CONTROL (C)	15
IO BUS SEQUENCES	26
LIGHT DUTY CARD READER (C)	7
SMALL XY DISPLAY (C)	8
SPECIFICATIONS	5

MARKETING

MARKETING SUGGESTIONS FOR FIRST IMPLEMENTATIONS ,.	27
--	----

MEMORANDUM

INTRODUCTION TO PDP-X TECHNICAL MEMORANDUM	1
MEMORANDUM DISTRIBUTION LIST	2

MEMORANDUM FORMAT

INTRODUCTION TO PDP-X TECHNICAL MEMORANDUM	1
--	---

MEMORY

PRELIMINARY MEMORY BUS DESCRIPTION (C) 14

PROCESSOR/MEMORY TIMING RELATIONS 21

MEMORY BUS

PRELIMINARY MEMORY BUS DESCRIPTION (C) 14

MODELS

DETAILED MODEL SPECIFICATIONS (C) 12
REVISED BY MEMORANDUM NUMBER 27

MARKETING SUGGESTIONS FOR FIRST IMPLEMENTATIONS .. 27

PARITY

PRELIMINARY MEMORY BUS DESCRIPTION (C) 14

PERIPHERALS

BUS TO BUS ADAPTER (C) 9

DECTAPE TAPE FORMAT CONSIDERATIONS 11

PERIPHERALS

(CONT.)

INCREMENTAL PLOTTER CONTROL (C)	15
LIGHT DUTY CARD READER (C)	7
SMALL XY DISPLAY (C)	8
SPECIFICATIONS	5

PLOTTER

INCREMENTAL PLOTTER CONTROL (C)	15
---------------------------------------	----

PROCESSOR

CONTROL MEMORY FORMAT (PRELIMINARY)	30
PDP-X PROCESSOR DESCRIPTION (C)	13
OBSOLETE BY MEMORANDUM NUMBER 29	
PDP-X PROCESSOR DESCRIPTION (REVISED)	29
PDP-X PROCESSOR PRIMER	25
PDP-X/II PROGRAMMERS CONSOLE	31

PROCESSOR

(CONT.)

PDP-X/II REGISTER SECTION (PROPOSED) 24

PROCESSOR/MEMORY TIMING RELATIONS 21

PROGRESS

PROGRESS 7-17-67 (ARCHITECTURE) (C) 10

REGISTER SECTION

PDP-X/II REGISTER SECTION (PROPOSED) 24

SEQUENCES

IO BUS SEQUENCES 26

SIMULATOR

ADDITIONS TO PDP-X INSTRUCTION SIMULATOR 33

PDP-X INSTRUCTION SIMULATOR 18
REVISED BY MEMORANDUM NUMBER 33

SOFTWARE SCHEDULE

PDP-X SOFTWARE SCHEDULE 23

SOFTWARE SPECIFICATIONS

EOP CLASS INSTRUCTIONS 32

PDP-X FORTRAN IV INITIAL SPECIFICATIONS 28

SPECIFICATIONS

DETAILED MODEL SPECIFICATIONS (C) 12
REVISED BY MEMORANDUM NUMBER 27

SPECIFICATIONS 5

SYSTEM

PDP-X SYSTEM ARCHITECTURE (C) 6
OBSOLETE BY MEMORANDUM NUMBER 16

PDP-X SYSTEM ARCHITECTURE (REVISED) (C) 16

TECHNICAL MEMORANDUM

INTRODUCTION TO PDP-X TECHNICAL MEMORANDUM 1

TIMING

PROCESSOR/MEMORY TIMING RELATIONS 21