

DICK WILLYS RTM

EK-0TU77-PS-002

TU77 Subsystem

Pocket Service Guide

digital

THE
LIBRARY OF THE
MUSEUM OF
ART AND HISTORY
OF THE
CITY OF
NEW YORK

TU77 Subsystem

Pocket Service Guide

Issued by
GRANADA COMPUTER SERVICES
(UK) LIMITED
Training Department
FOR REFERENCE ONLY
NOT MAINTAINED

1st Edition, July 1983
2nd Edition, December 1983

Copyright © 1983 by Digital Equipment Corporation.
All Rights Reserved.
Printed in U.S.A.

The reproduction of this manual, in part or whole, is strictly prohibited. For copy information, contact the Educational Services Department, Digital Equipment Corporation, Maynard, Massachusetts 01754.

The information in this document is subject to change without notice. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this document.

The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

Digital	DIGITAL	RSTS
DSC	LA	RSC
DECtalk	MASSBUS	UNIRTS
DECnet	PDP	VAX
DECSYSTEM-20	R/OS	VMS
DFPUS	Professional	Vf
DFCwriter	Rainbow	Work Processor

CONTENTS

1 INTRODUCTION

1.1	Overview	1
1.2	Controls and Indicators	2
1.2.1	Operator Control Panel	2
1.2.2	Maintenance Switch and Indicator Functions	3
1.3	Related Documents	6

2 TROUBLESHOOTING

2.1	General	8
2.2	TMEN/TU77 Diagnostics	8
2.2.1	Control Logic Test 1	8
2.2.2	Control Logic Test 2	8
2.2.3	Regie Function Test	8
2.2.4	Drive Function Timer	10
2.2.5	Data Reliability	10
2.3	MP940 MTA Status Indicators	13
2.4	Load Faults	16
2.5	Load Fault Flow Diagrams	17
2.6	Pneumatic System Troubleshooting	26

3 CHECKS AND ADJUSTMENTS

3.1	General	27
3.2	Power Distribution	27
3.3	Base Assembly Inspection and Adjustments	29
3.3.1	EOI/BOI Adjustment	32
3.3.2	Tape-In-Pull Sensor (Interconnected Only) Adjustment	32
3.3.3	Pack Sense Assembly (Low Tape Sensor) Adjustment	32
3.4	Vacuum and Air Pressure Adjustments	32
3.4.1	System Vacuum Adjustment	33
3.4.2	Take-up Reel Vacuum Adjustment	33
3.4.3	Air Barring Pressure Adjustment	36

3.4.2	Thread Block and Cartridge Pressure Adjustment	37
3.5	Capstan Servo Adjustments	39
3.5.1	Capstan Speed Adjustment	39
3.5.2	Start/Stop Ramp (Forward) Adjustment	39
3.6	Reel Servo Adjustments	43
3.6.1	Reel Servo Offset Adjustment	43
3.6.2	Snappy Reel Load Speed Adjustment	43
3.6.3	Take-up Reel Load Speed Adjustment	44
3.6.4	Tape Load Position Adjustment	45
3.7	Read and Write Adjustments	51
3.7.1	NRZI Threshold Adjustment	51
3.7.2	NRZI Gain Adjustment	51
3.7.3	NRZI Read/Write Skew Adjustment	52
3.7.4	PIT Read Threshold (Low) Adjustment	55
3.8	Interconnect D ⁺ PCDA	58

4 TMD3 REGISTERS

4.1	General	59
4.2	Quick Reference	59
4.3	Detailed Description	64
4.3.1	Control Register (CS)	64
4.3.2	Status Register (DS)	66
4.3.3	Type Register (ER)	68
4.3.4	Maintenance Register (MR)	72
4.3.5	Address of Summary Register (AS)	73
4.3.6	Frame Count Register (FC)	74
4.3.7	Drive Type Register (DT)	74
4.3.8	Check Character Register (CK)	75
4.3.9	Serial Number Register (SN)	76
4.3.10	Tape Control Register (TC)	76

5 DATA FORMATS

5.1	General	78
5.2	MASSBUS/TMD3 Transfers	78
5.3	TMD3/Tape Frame Packing and Unpacking	79
5.3.1	Frame Packing	79
5.3.2	Frame Unpacking	79
5.3.3	Packing/Unpacking Formats	79

FIGURES

1-1	Basic System Configuration	1
1-2	TU77 Control Panel	2
1-3	Maintenance Controls and Indicators	3
2-1	MR410 MIA switches and Test Points	17
2-2	Load Fault 0 Flow Diagram	17
2-3	Load Fault 1 Flow Diagram	19
2-4	Load Fault 2 Flow Diagram	20
2-5	Load Fault 3 Flow Diagram	21
2-6	Load Fault 4 Flow Diagram	22
2-7	Load Fault 5 Flow Diagram	24
2-8	Load Fault 6 Flow Diagram	25
2-9	Pneumatic Troubleshooting Flow Diagram	26
3-1	Capstan Register PCBA Adjustments and Test Points	28
3-2	Interconnect F PCBA Adjustments and Test Points	30
3-3	Interconnect F PCBA Adjustments and Test Points	30
3-4	Valve Orientation on Base Assembly (Clear View)	34
3-5	Control M3 PCBA Adjustments and Test Points	34
3-6	Vacuum Valve and Pressure Valve	35
3-7	Rec. Servo PCBA Adjustments and Test Points	36
3-8	Data I PCBA Adjustments and Test Points	40
3-9	Forward Start Ramp	41
3-10	Forward Stop Ramp (Correct Waveform)	41
3-11	Forward Stop Ramp (Incorrect Waveform Showing Overshoot)	41
3-12	Reverse Stop Ramp	42
3-13	Buffer Column Pack Zone (Take up Column Shown)	45
3-14	Base Assembly, Front Components	47
3-15	Loop Travel Limits	50
3-16	STK Preamplifier PCBA Adjustments and Test Points	52
3-17	Location of NRZI Read Skew Azimuth Adjustment	54
3-18	HLDS Delay Character Gate	55
3-19	Write/Descrew PCBA Adjustments and Test Points	56
3-20	Interconnect D1 PCBA (Front View)	58
4-1	IM03 Register Contents	60

TABLES

1-1	TC77 Operator Panel Controls	3
1-2	TC77 Operator Panel Indicators	4
1-3	M8940 MTA Indicators	5
1-4	M8940 MTA Switches	6
1-5	Control and Rec-Serve Switches	6
1-6	Related Documents	7
2-1	TM03/TU77 Diagnostics	9
2-2	M8940 MTA Test Points	13
2-3	M8940 MTA Test ports	13
2-4	M8940 MTA Switches	12
2-5	Lead Point Areas	16
3-1	TU77 Power Supply Voltage Readings	27
3-2	NR71 Channel Test Points and Adjustments	33
3-3	PC Channel Test Points and Adjustments	37
4-1	TM65 Registers	62
4-2	Control Register Command Functions	64
4-3	Status Register Bit Positions	66
4-4	Error Register Bit Indicators	68
4-5	Maintenance Register Bit Positions	72
4-6	Effects of Writing into Attention Summary Bit Position	75
4-7	Type and Status of Selected Formatter and Transport	75
4-8	Drive Type Register Bit Positions	75
4-9	Tape Control Register Bit Positions	76
5-1	PDP-10 MASSBUS Word Format	79
5-2	PDP-11 MASSBUS Word Format	79
5-3	PDP-10 Compatibility Mode - Format Code 0011	80
5-4	PDP-10 Core Dump Mode - Format Code 0000	80
5-5	PDP-11 Normal Mode - Format Code 1100	81
5-6	PDP-11 Core Dump Mode - Format Code 1101	81

1.2 CONTROLS AND INDICATORS

Two groups of controls and indicators are in the TU77 cabin. One group is the operator control panel, the other is the TU77 maintenance controls and indicators.

1.2.1 Operator Control Panel

All operator controls and indicators on the TU77 control panel are shown in Figure 1.2. Table 1.1 lists each control and its function. Table 1.2 lists each indicator and its function.




Figure 1.2 TU77 Control Panel

Table 1-1 TU77 Operator Panel Controls

Control	Function
Slave select switch (unlabeled)	Select address (slave) on d1 of tape transport. Each slave displays a unique number.
LOAD/REW	Pressing and releasing LOAD/REW initiates one of three sequences. 1. With no tape in path, it starts a load sequence. 2. With tape in path, but not loaded, it starts a midres load sequence. In a 100 and load sequence, tape heads and runs reverse to begin tape stop (RDT). 3. With tape in path and loaded, it starts a fast off-line tape rewind to RDT. If tape heads only (RDT) or transport is on line, no effect occurs.
ON LINE	Pressing and releasing ON LINE changes transport from off-line to on-line. Pressing and releasing it again changes transport from on-line to off-line.
UNLOAD	If TU77 is off-line, pressing and releasing UNLOAD causes tape rewind and unload. If tape is already at RDT, it will unload. If TU77 is on-line, UNLOAD has no effect.
RESET	Pressing and releasing RESET terminates all off-line load or unload, starts a load fault.
BACKWARD DEFEAT	AUTO tape unloading position allows a back wrap and carry for 10-1/2 in reel, with or without a cartridge. MANUAL unloading position allows a backwrap and carry for 10-1/2 in reel, without a cartridge and 6-1/2 in reels.

Table 1-2 TLU Operator Panel Indicators

Indicator	Function
power	Indicates presence of dc and secondary ac power.
bot	Indicates tape is at BOT.
on-line	Indicates TLU is on-line. Transport reverts to on-line mode if any of the following events occur: 1. VCN (Vacuum) indicator is pressed. 2. An external rewind unload command is received. 3. Vacuum column interlock is broken. 4. AC power is lost. 5. RESET button is pressed.
file protect	Indicates that a reel of tape without a write enable ring has been loaded onto the transport.
load fault	Indicator flashes when a load fault occurs. For example, it happens 1. when an autoload sequence fails to load a tape from a 267 mm (10 1/2 in) reel after two attempts 2. when an load sequence fails to load tape from a 215 or 175 mm (8 1/2 or 7 in) reel after only one attempt. 3. when a load sequence fails to load tape from a 267 mm (10 1/2 in) reel upon manual load after only one attempt.
WCI	Indicates transport is set to read or write at 800 bits/in (NRZI mode).
1500	Indicates transport is set to read or write at 1500 bits/in (PP mode).

1.2.2 Maintenance Switch and Indicator Functions

Three printed circuit board assemblies (PCBA's) in the card cage behind the base assembly carry input switches and indicators for maintenance. Figure 1-3 shows where these switches and indicators (light emitting diodes or LEDs) are located. Table 1-3 lists each indicator function on the M8940 MTA PCBA. Table 1-4 lists each switch function on the M8940 MTA PCBA. Table 1-5 lists the functions of push S1 switches, S1-S2 on the control PCBA and S1 on the reel server PCBA.




Fig. 1-3 Maintenance Controls and Indicators

Table 1-3 M8940 MTA Indicators

ID Number	Function
101	Test mode
102	+5 V out
103	Unit select

Table 1-4 MB940 MIA Switches

Switch	Function	
	Left	Right
S1	1500 FCP*	3200 FCP*
S2	Startstop	Run continuous
S3	NRZI	DF
S4	Normal	Test
S5	Forward	Reverse
S6	Stop	Swap
S7	Write	Read

* Placed on the right only.

† NRZI, all bits 1's.

Table 1-5 Control and Read Servo Switches

Switch	Function		
	Front	Center	Rear
Control M/S2	Forward	Stop	Reverse
Read servo S	Servo enable		Servo enable

1.3 RELATED DOCUMENTS

Table 1-6 later in this document lists the documents related to the TU77 subsystem.

Table 1-6 Related Documents

Title	Document Number	Contents
TU77 Magnetic Tape Transport User Guide*	EK-0TU77-UG	Description, installation, and operating procedures for the TU77.
TU77 Magnetic Tape Transport Technical Manual, Volume 1	EK-1TU77-TM	Schematic and logic points of the TU77.
TU77 Magnetic Tape Transport Technical Manual, Volume 2	EK-2TU77-TM	Description, installation, operation theory, and maintenance of the TU77.
TU77 Disassembly Parts Breakdown	EK-3TU77-IP	Exploded views and parts lists of the TU77.
TU77 Field Maintenance Print Set	MP33644	Engineering drawings and schematics of the TU77 cabinet, MS940, and the 861 power controller.
TM03 Magnetic Tape Formatter User Guide*	EK-0TM03-UG	Description, installation, and programming of the TM03.
TM03 Magnetic Tape Formatter Technical Manual	EK-0TM03-TM	Description, installation, theory of operation, and maintenance of the TM03.
TM03 Maintenance Print Set	MP03549	Engineering drawings, schematics, and logic points of the TM03.
RI120 MASSBUS Controller Unit	EK-4RI120-12-001	Description of RI120 MASSBUS controller.
RH750 MASSBUS Adapter Technical Description	EK-RH750-113-001	Programming and theory of RH750 MASSBUS adapter.
RH750 MASSBUS Adapter Technical Description	EK-RI750-10-001	Description of RH750 MASSBUS adapter (MBA) for VAX-11/750.

* This document is shipped with TU77.

2 TROUBLESHOOTING

2.1 GENERAL

This chapter provides the following information for troubleshooting the TM03-TU77.

- TM03-TU77 diagnostic table listing tests for all relevant applicable computer systems
- TM03-TU77 diagnostic procedures
- Illustration of MS940 MTA PCBs showing status indicators, switches, and test points
- Autoload timing diagram
- Load fail diagrams
- Pneumatic system troubleshooting flow diagram

2.2 TM03-TU77 DIAGNOSTICS

Install a waste-cable ring on a 267 mm (10-1/2 in) reel of tape. Mount the reel onto the supply hub. Close the transport front door. Press the LOAD/REW button to load the tape. Press the ON LINE button and make sure the on-line indicator is on.

Table 2.1 lists the TM03-TU77 diagnostics for PDP-11, DEC/SYSTEM 20, and VAX-11/780 systems. Run the following diagnostics that apply to the system. Use the instructions in the diagnostics documentation and check for the results specified in Paragraphs 2.2.1 through 2.2.5.

2.2.1 Control Logic Test 1

Run control logic test 1 twice. No errors are allowed.

2.2.2 Control Logic Test 2

Run control logic test 2 twice. No errors are allowed.

2.2.3 Basic Function Test

Run the PDP-11 basic function test twice. No errors are allowed. Run DEC/SYSTEM-20 basic function tests B1 and B2 once. No errors are allowed.

2.2.4 Drive Function Timer

Run the PDP-11 or VAX-11-780 drive function timer (dgt) command twice. No out-of-range errors are allowed.

2.2.5 Data Reliability

2.2.5.1 PDP-11 System Using 11-DZ1RUF*

1. Run the data reliability test once in NRZI mode with the following parameters:

```

Density = 3
Parity = 0
Format = 14
Record count = 1
Character count = 20
Pattern number = 1
Tape mark = .
Interchange read = 0
Single pass = 1
CRC correction = 0
Stats
  Read = 1
  Write = 1
  Turnaround = 1

```

Before typing the last carriage return (CR), set the console switches to 0000. Then type a carriage return to run the test. The following errors are allowed.

```

0 hard errors (read and write)
2 soft write errors
2 soft read errors

```

*Revision D or higher.

2. Run the data reliability test once in PI mode with the following parameters:

Density = 4
 Parity = 0
 Format = 14
 Record count = 1
 Character count = 20
 Pattern number = 1
 Tape mark = 1
 Interchange read = 0
 Single pass = 1
 Stalls
 Read = 1
 Write = 1
 Turnaround = 1

Before typing the last carriage return, set the console switches to 000720. Then type a carriage return to run the test. The following errors are allowed:

0 hard errors (read and write)
 4 soft write errors
 2 soft read errors

2.2.5.2 DECSYSTEM-20 Using 10-DFTUNE*

1. Run NR21 test R8 once. The following errors are allowed:

0 hard errors (read and write)
 3 soft write errors
 1 soft read errors

2. Run PI test R1 once. The following errors are allowed:

0 hard errors (read and write)
 3 soft write errors
 1 soft read errors

*Risks: R is higher.

12 TROUBLESHOOTING

3. Set left switches to 100010. Run the NRZI IW test once with the following parameters.

Density = 300
Close skew window = <CR>
Data compare mask = <CR>
SYSERR recording = N
Fast mode Y or N = Y
Verify tapes = N

The following errors are allowed.

0 hard write errors
1 soft write error

Run the NRZI IR test once. The following errors are allowed.

0 read errors (hard or soft)

4. With the left switches still set to 400010, run the PE IW test once with the following parameters.

Density = <CR> or 1600
Close skew window = <CR>
Data compare mask = <CR>
SYSERR recording = N
Fast mode Y or N = Y
Verify tapes = N

The following errors are allowed.

0 hard write errors
1 soft write error

Run the PE IR test once. The following errors are allowed.

0 read errors (hard or soft)

2.2.5.3 VAX-11/700 System Using ZZ-FDMA

1. Run the data reliability test once in NRZI mode. Supply the requested information. The following errors are allowed:

0 hard errors (read and write)
2 soft write errors
2 soft read errors

2. Run the data reliability test once in PT mode. Supply the requested information. The following errors are allowed:

0 hard errors (read and write)
4 soft write errors
2 soft read errors

2.3 M8940 MTA STATUS INDICATORS

Figure 2-1 shows the indicators, switches, and test buttons used for troubleshooting on the MTA PCBA. Tables 2-2, 2-3, and 2-4 list their functions.

NOTES

1. Switches shown in Figure 2-1 are set to the right.
2. In test write mode, a tape must have a write-enable ring or else the write/erase heads disable.
3. All the MTA switches are dynamic. That is, the user can change densities, write frequency, start/stop, etc., whether or not tape is moving.
4. When creating a tape in test mode, return switch 7 to the read (right) position at end-of-tape (EOT). If you do not, a reverse rewind to BOT overwrites the tape.
5. Set switch 4 in the normal (left) position before returning the transport to operating system on-line use.




Figure 2-1 M8540 MTA Schematic and Test Points

Table 2-2 M8940 MTA Test Points (Figure 2-1)

TP	Signal	TP	Signal
1	IR00-H	13	IR70S
2	IR01-H	14	IR70N
3	IR02-H	15	IR70S
4	IR03-H	16	IR70Z
5	IR04-H	17	IR70H
6	IR05-H	18	IR70H
7	IR06-H	19	IR70R-L
8	IR07-H	20	IR70L-L
9	IR08-H	21	IR70D-L
10	IR09-H	22	TLDP-L
11	IR10	23	IONL
12	IR10S		

Table 2-3 M8940 MTA Indicators (Figure 2-1)

ID Number	Function
D1	Test mode
D2	→ V on
D3	Unit select

Table 2-4 M8940 MTA Switches (Figure 2-1)

Switch	Function	Right
	Left	
S1	1000 FCP*	4000 FCP*
S2	Start/stop	Run/continuous
S3	NRZ*	PE
S4	Normal	Test
S5	Forward	Reverse
S6	Run	Stop
S7	Write	Read

* Pulse-enabled write data.

2.4 LOAD FAULTS

When a load fault occurs, the load fault indicator on the control panel flashes. The fault can be in one of seven possible areas. To determine the fault area and correct the problem, scope the test points on the control M2 PCBAs. Table 2-5 lists the load fault numbers and test points. During a normal load cycle the signal level at the test points remains high. Any test point that pulses low or goes low during the cycle indicates a load fault. Paragraph 2-5 has load fault wave diagrams.

Table 2-5 Load Fault Areas

Load Fault	Control M2 PCBAs	
	Test Point	Areas
0	TP14	No inductance coupling pulses from take to reel
1	TP27	Cartridge fault (not sensed as being closed or open)
2	TP22	Cartridge fault (not sensed as being open)
3	TP35	Air fault at a known point (35 days)
4	TP-2	Two attempts (one for each reel) to load tape without success
5	TP1	Tape leader fault
6	TP18	Set loop fault




Fig. 12-2 Troubleshooting Power Diagram




Figure 2-4 Load Fault 2 (Flow Diagram)





Fig. 3-5 Load Ex 1.3 Flow Diagram



2.6 PNEUMATIC SYSTEM TROUBLESHOOTING

Figure 2-9 is a troubleshooting flow diagram of the pneumatic system.

NOTE

Refer to Chapter 3 for test point locations.




Figure 2-9 Pneumatic Troubleshooting Flow Diagram

3 CHECKS AND ADJUSTMENTS

3.1 GENERAL

This chapter provides adjustment and alignment procedures. They are grouped by function and include illustrations.

3.2 POWER DISTRIBUTION

Table 3-1 gives the power supply voltages for all dc power in the 1U77. Voltages can be measured in the appropriate buses.

WARNING


Dangerous voltages are in the power supply.

Table 3-1 1U77 Power Supply Voltage Readings^a

Fusible Type	Circuit Function	Measured Voltage (dc)		
		Minimum	Nominal	Maximum
F1 10 A TB	12 V	-0.5	113.5	111.5
F2 5 A TB	24 V	-0.5	24	176
F3 5 A TB	24 V	-0.5	24	-26
F4 20 A TB	35 V (C)	-0.5	37.5	+40
F5 20 A TB	35 V (C)	-0.5	37.5	-40
F6 20 A TB	35 V (T)	-0.5	40	+42
F7 20 A TB	-35 V (R)	+0.5	40	+42

^a All measurements taken with power supply fuse block.

With a digital voltmeter (DVM), check all the regulated voltages at TP11, TP15, and TP18 with respect to TP1 (DC COM-2) on the capacitor-regulator PCBA. Figure 3-1 shows locations of the test points and adjustments.



NOTE:
WHILE THIS TROUBLESHOOTING IS BEING DONE, THE
8-800 PCBA MUST HAVE A 100- μ F LAYER OF
ELECTROLYTIC CAPACITOR (400-500V)
APPLIED TO THE P-1 POINT.

FIGURE 3-1

Figure 3-1 Capacitor-Regulator PCBA Adjustments and Test Points

TP11

- 5 Vdc minimum Adjust R100 (1.5 Vdc). Early
 - 5.15 Vdc nominal T1077 transports did not have
 - 5.5 Vdc maximum this potentiometer. Replace the
- capstan/regulator PCBA if the voltage is out of tolerance.

TP15

- + 14 Vdc minimum The -15 Vdc is not adjustable. If
- + 15 Vdc nominal voltage is out of tolerance, change
- + 16 Vdc maximum the capstan/regulator PCBA.

TP18

- 4 Vdc minimum The -12 Vdc is not adjustable. If
- 5 Vdc nominal voltage is out of tolerance, change
- 6 Vdc maximum the capstan/regulator PCBA.

NOTE

When replacing the capstan/regulator PCBA, apply a thin layer of heat sink compound (PN 90-08268) to the heat sink mating surface.

3.3 BASE ASSEMBLY INTERCONNECT ADJUSTMENTS

Figure 3-2 shows the Base assembly interconnect PCBA. Figure 3-3 shows the three T1 variations of the base assembly interconnect PCBA. An interconnect P PCBA can be replaced by an interconnect T1 PCBA with no modifications. After replacing a PCBA, make the following adjustments.






Figure 3-2 Interconnect F PCBA Adjustments and Test Points



Figure 3-3 Interconnect F1 PCBA Adjustments and Test Points (1 of 2)



VARIATION 2



VARIATION 3

CHART 10

Fig. 3-3 Interconnect F1 PCU/A Adjustments and Test Points (2 of 2)

3.3.1 EOT/BOT Adjustment

Test equipment DVM

Test point	Interconnect F	(+) lead to TP6 (-) lead to TP5
	Interconnect E	(+) lead to TP1 (-) lead to TP2
Adjustment	R22 (interconnect F) R5 (interconnect E)	
Criterion	GV = 0.1 V with tape in path but no BOT or EOT marker in front of sensor	

NOTE

The following measurement is taken with BOT and EOT markers under sensor.

- 2 V minimum at BOT

+ 2 V minimum at EOT

3.3.2 Tape-In-Path (TIP) Sensor (Interconnect F Only)
Adjustment**NOTE**

TIP is not adjustable on interconnect F1 PCBs.

Test equipment DVM

Test point	(+) lead to TIP	
	(-) lead to TIP	
Adjustment	R15 (interconnect F only)	
Criterion	≥ -4 V with no tape in path ≥ -0.5 V with tape in path	

3.3.3 Pack Sense Assembly (Low Tape Sensor) Adjustment

Test equipment	DVM
Test point	Interconnect T1 () lead to TP4 () lead to TP7
	Interconnect F (4) lead to TP4 () lead to TP5
Adjustment	R17 (interconnect T1) R15 (interconnect F)
Criterion	± 0.5 V reflective tab opposite sensor ± 0.4 V reflective tab away from sensor

NOTE

These levels should pulse twice for each revolution of take-up reel.

3.4 VACUUM AND AIR PRESSURE ADJUSTMENTS

3.4.1 System Vacuum Adjustment

Test equipment	0–40 in. water differential air gauge (low input) (PN 29-11650)
Test point	Crimp's reel measure vent hole (figure 3-2)
Setup	Lead 10 1/2 in. tape to RCT. Set S1 on control M2 K.B.A. to FWD (figure 3-2)
Criterion	28 in. $\pm$ 1 in. water
Adjustment	1. Loosen butterfly valve locknut on vacuum valve (Figure 3-6, Item 1). 2. Adjust screw (Item C) if necessary.




Fig. n-3-4 Value Orientation on Base Assembly (Rear View)



Figure 3-7 Control ME PCBs Adjustments at 100 Tons/Point




Figure 3-6 Vacuum Valve and Pressure Valve

3.4.2 Take-up Reel Vacuum Adjustment

Test equipment	0-40 in. water differential air gauge (flow input) (PN 29-11652)
Test point	Take-up reel vacuum port on vacuum valve (Figure 3-6, item I)
Setup	1. Make sure there is no tape on supply reel. 2. Set reel servo disable switch (S1) to reel servo PCTA in rear (Figure 3-7). 3. Press and release LOAD/REW on control panel. 4. Rotate take-up reel three full turns only to deactivate load sense function.
Adjustment	Adjustment screw and sliding plate (Figure 3-6, item D)
Criterion	19 in. $\pm$ 1 in. water

NOTE

Do not leave pneumatic power on more than 3 minutes or vacuum transfer solenoid will overheat. Allow 9 minutes for cooling after performing this test.

If adjustment was performed, recheck system vacuum.




Figure 3-7 **Red Servo PCDA Advancements and
Loss Points**

3.4.3 Air Bearing Pressure Adjustment

Test equipment 0–5 psi differential air gauge (high input) (PN 29-1636)

Test point: Air bearing pressure part (Fig. 3.9, item N2).

Setup	1. Load a 10- μ F electrolytic capacitor to BCL.
	2. Set S1 on control M2 PCB to FWD (Figure 3.5).

Adjustment Loosen locknut and adjust screw (Figure 2-6, item J).

CAUTION

Threads on air bearing pressure adjust screw strip easily.

Criterion 1.25 psi = 0.25 psi

3.4.4 Thread Block and Cartridge Pressure Adjustment

NOTE

The two thread block and cartridge pressure adjustments interact with each other.

3.4.4.1 Thread Block Pressure Adjustment

Test equipment: 0–40 in. water differential air gauge
- (high input) (PN 29-11650)

Test point Thread block pressure port (Figure 2-6, item M)

- Setup
1. Make sure there is no tape on supply reel.
 2. Set reel servo disable switch (S1) on reel servo PCB A forward (see Figure 2-7).
 3. Press and release LOAD/REW on control panel.
 4. Rotate take-up reel six full turns to “table” and fault 10 and cause pressure solenoid to energize.

CAUTION

Do not allow solenoid to remain energized for more than 3 minutes. Allow 9 minutes to cool.

Adjustment	Thread block pressure adjust screw (Figure 3-6, item f)
Criterion	24 in. $\pm$ 2 in. water

NOTE

If an adjustment was made in the thread block pressure, check the cartridge pressure criterion below and readjust as necessary.

3.4.4.2 Cartridge Pressure Adjustment

Test equipment	0–40 in. water differential pressure gauge (low input)
----------------	--

NOTE

Use 0–5 in. gauge, if available.

Test point	Connect the differential pressure gauge to tube fitting as follows:
------------	---

On the front panel, remove socket head screw from cartridge pressure port in lower restraint and install tube fitting (PN 29-23228).

Setup	Use same setup as thread block screw (Paragraph 3.4.4.1).
-------	---

Adjustment	Cartridge pressure adjustment screw (Figure 3-4)
------------	--

Criterion	2.5 in. $\pm$ 0.5 in. water without cartridge (approximately 5–15 in. water with cartridge)
-----------	---

NOTES

There may be air leaks in system if less than 9 in. pressure is observed on the gauge with a cartridge installed.

If an adjustment was made in the cartridge pressure, check thread block pressure criterion and readjust as necessary.

3.5 CAPSTAN SERVO ADJUSTMENTS

3.5.1 Capstan Speed Adjustment

Test equipment	Hand held tachometer or scope
Test point	TP12 on control M2 PCB (TACH PULSE) (Figure 3-5) Work tape method or hand held tachometer dial reading
Setup	1. Load work tape to BOT. Set FWD/REV/NORM switch (S1) on control M2 PCB to FWD. 2. Place tip of tachometer cone into small circle on rear of capstan tachometer shaft.
Adjustment	R47 on capstan regulator PCB A (Figure 3-1). Turn clockwise to increase speed, counter-clockwise to decrease speed.
Criterion	Period equal's $80 \mu s \pm 0.8 \mu s$ on scope. or Tachometer reads 1505 rpm ± 25 rpm when held against dial on rear of capstan motor shaft.

3.5.2 Start/Stop Kamps (Forward) Adjustment

Test equipment	Scope
Test point	1. Place scope probe to TP901 on data L PCB A (Figure 3-8) 2. Set sync as external (—) at TP11 on control M2 PCB A (Figure 3-5) for forward start adjust. 3. Set sync as external (—) at TP11 for forward stop adjust.
Setup	Load 7 MRZT (F) Is tape to BOT. Configure MTA switches to read forward in start/stop (Figure 3-1)




Figure 3-8 Forward Start Ramp




Figure 3-9 Forward Stop Ramp (Correct Waveform)




Figure 3-10 Forward Stop Ramp (Incorrect Waveform Showing Overshoot)

3.6 REEL SERVO ADJUSTMENTS

3.6.1 Reel Servo Offset Adjustment

Test equipment:	None
Test point:	None
Setup:	1. Turn power off. 2. Make sure there is no tape on supply reel. 3. Disconnect take-up reel motor leads as shown. 4. Turn power on. 5. Press LOAD/REW on front panel. 6. When take-up reel starts rotating by hand to offset reel fault 0.
Adjustment:	R76 on reel servo PCB A (Figure 3-7).
Criterion:	Adjust for no motion in the supply reel mechanism.

3.6.2 Supply Reel Load Speed Adjustment

Test equipment:	Hand held tachometer (PN 29-1675) and two jumpers
-----------------	---

NOTE

If a tachometer is not available, use the alternate method at end of test.

Test point:	None
Setup:	1. Place tip of tachometer probe into small dimple at the rear of supply reel motor shaft. 2. Use jumpers to connect reel servo TP03 (NAI) and TP09 (NSRI) to TP15 (GND) (Figure 3-7).

	3. Make sure there is no tape on supply reel.
	4. Supply reel hub should be turning clockwise.
Adjustment	R52 on reel servo PCBA (Figure 3-7)
Controlled	35 rpm $\pm$ 5 rpm on tachometer
Alternate method	Use this method if tachometer is not available
	Mount a 10 1/2 in. tape and follow previous setup.
	2. Mark reel with timing tape.
	3. Measure time for 10 revolutions.
	4. Time should be 10 to 12 s. Adjust R52 if necessary.

3.6.3 Take-up Reel Load Speed Adjustment

Test equipment: Hand-held tachometer (X-29-11655) and test jumpers

NOTE

If a tachometer is not available, use the alternate method at end of test.

Test point	Notes
Setup	1. Place tip of tachometer cone into small angle at rear of take-up reel servo motor shaft. 2. Use jumpers to connect reel servo PCBA TP01 (X&16) and TP57 (NTR6) to TP49 (GNT2) (Figure 3-7). 3. Take-up reel should be rotating clockwise.
Adjustment	R51 on reel servo PCBA (Figure 3-7)

Criterion	160 rpm $\pm$ 15 rpm on tachometer
Alternate method	Use this method if tachometer is not available.
Test equipment	Scope and two clippers
Test point	TP43 (low tape sensor) on control MO PCBA (Figure 3-5)
Scan	Same as above
Adjustment	R91 or reel servo PCBA (Figure 3-7)
Criterion	167 ms $\pm$ 16.7 ms between leading edges of two consecutive pulses

3.6.4 Tape Loop Position Adjustment

NOTES

Check, and adjust if necessary, all vacuum and pressure readings outlined in Paragraph 3.5 before attempting to adjust the loop positions.

If the loop positions are so far out of adjustment that interlock (fail safe) is broken, proceed to step 1 and do the entire procedure. Otherwise, proceed to step 23.

1. Turn tape-jet power off.
2. Set control MO PCBA maintenance switch S1 to the center position (Figure 2-5).
3. Set reel servo disable switch S1 on the reel servo PCBA (Figure 3-7) toward the rear (disable).
4. Connect control MO PCBA TP62 (NINTLK) via TP71 (PNC return) to TP25 (ground).
5. Disconnect one magnet motor lead.
6. Mount a 10-1/2 in. reel of tape without cartridge on the supply reel. Open the buffer box door and bring around the leader through the tape path. Wind approximately 30 ft of tape on the take-up reel. Close the buffer box door.
7. Turn transport power back on. Vacuum and pressure correct.

8. Manually rotate the supply reel clockwise to put tape into the supply buffer column. Rotate the reel so the tape forms a loop and the end of the loop is in the middle of the park zone. The park zone is the series of 13 small holes in the center of the buffer column (Figure 3-13). Hold the reel and apply masking tape to the outer flange and the transport to prevent the loop from being pulled down the buffer column by the vacuum.




Figure 3-13 8070 Column Park Zone (Take-up Column Shown)

9. Hold the tape against air bearing 4 (Figure 3-14) with your finger and manually rotate the take-up reel counterclockwise to form a loop in the take-up buffer or return. Continue rotating the take-up reel until the loop is in the middle of the park zone and then tape the reel as in step 3. Release the tape at air bearing 4.
10. Check that both loops are in the middle of the park zone.
11. Press RESET on the control panel.
12. Connect a DVM to the test servo PCBA with the positive lead to TP5 (TP08) and negative lead to TP4 (ground).
13. Observe the DVM. The voltage displayed should be between 1.0-2 Vdc maximum and -0.2 Vdc minimum.
14. If the voltage is out of tolerance, adjust potentiometer R9 on the interconnect D1 PCBA (Figure 3-2) or R103 on the interconnect D PCBA for 0 Vdc (Figure 3-2).




Figure 3-14 Base Assembly, Front Components

15. Connect the DVM positive lead to reel servo PCBA TP60 (SPC8).
16. Observe the DVM. The voltage display should be between $+0.2$ Vdc maximum and -0.2 Vdc minimum.
17. If the voltage is out of tolerance, adjust potentiometer R1 on the interconnect FI PCBA or R103 on the interconnect F PCBA for 0 Vdc.

NOTE

These voltages are produced on the base assembly by the respective pressure transducers. Therefore, during steps 12 through 17, the air measurements must be within specification and the loops must be in the middle of the park zones. (Refer to note under Paragraph 3.6.4.)

18. Put transport power off.
19. Remove ground wires from TP62 and TP71 on the control M2 PCBA.
20. Enable the reel servo by setting reel servo PCBA switch S1 toward the front. Disable the front door interlock switch.
21. Reconnect the capacitor more than.
22. Remove the masking tape from both reels and rotate one of the reels to 1/8 in slack.
23. Put transport power on the load a full 10 1/2 in. reel of tape. If the tape fails to load, refer to the reel servo troubleshooting procedures in Chapter 2.
24. Set gain potentiometers R30 and R21 on interconnect FI PCBA (Figure 3-3, variations 2 and 3 only) fully clockwise. (The potentiometers have a range of approximately 28 runs.)
25. Adjust position potentiometers R1 and R9 on interconnect FI PCBA and R203 and R103 on interconnect F PCBA so that both tape edges are within the park zones.
26. Move the tape approximately 30 in from B0" by placing control M2 PCBA switch S1 toward the front of the transport for 1 s.
27. Ground control M2 PCBA TP31 to TP25 to initiate a forward/reverse shuttle.

28. Adjust the take-up position potentiometer R9 on the interconnect P1 PCBA or R103 on the T PCBA so the loop travel is equal above and below the take-up actuator mark zone.
29. Remove the ground from control M2 PCBA TP31.
30. Record the peak position of the tape loop in the take-up column. You need this record in step 35.
31. Adjust take-up gain potentiometer R31 on the interconnect P1 PCBA (variations 2 and 3 only) approximately 10 turns counterclockwise.
32. Adjust the take-up position potentiometer R9 (interconnect P1) or R103 (interconnect T) PCBA so the take-up loop peak position is identical to that recorded in step 30.
33. Ground control M2 PCBA TP31 again to get a forward/reverse shuttle.
34. Fine tune the rise time R69 and gain R31 potentiometers so the take-up loop matches the boundaries shown in Figure 9-12. The position potentiometer moves the loop across the up and down in the column.

CAUTION

The gain potentiometer increases and decreases the length of the excursion. Rotating the gain potentiometer counterclockwise decreases the servo loop gain and allows a longer loop excursion. Rotating it clockwise increases the gain and allows a shorter loop excursion. Do not allow the take-up loop excursion to extend beyond 9-1/2 in.

NOTE

The gain and position potentiometers are interactive, so alternate adjustments in the fine tuning process.

35. Remove the ground from TP31 on the control M2 PCBA.
36. Set control M2 PCBA switch S1 toward the front of the tapeport and allow the tape to move to EOL. At EOL, set S1 to the rear for 3 s and allow the tape to leave 20 ft from EOL.

3.7 READ AND WRITE ADJUSTMENTS

NOTE

Make sure tape path is clean.

3.7.1 NRZI Threshold Adjustment

Test equipment DVM

Test point (+) lead to data L PCBA TP65 (NRZP)
(-) lead to TP19 (GND) (Figure 3-8)

Setup Configure M8940 MTA PCBA
potentiometer switches as follows
(Figure 2-1).

S3 left NRZI
S4 digit test
S6 digit stop
S7 digit read

1. Mount and load a word tape to BOT.
Place the transport on line.

Criterion 1 1020 mV maximum
1 780 mV minimum

NOTE

If voltage is out of tolerance, adjust data L
PCBA potentiometer R11 for a 900 mV
reading.

3.7.2 NRZI Gain Adjustment

Test equipment Setup

Test point TP01 (channel P) to TP06 (channel P)
on data L PCBA (Figure 3-9)

- Setup
1. Write a 1's (NRZI) on a master
output tape from BOT to TCT.
 2. Rewind to BOT.
 3. Set M8940 MTA PCBA switches for
NRZI test (see calibration sequence)
read (Figure 2-1, Table 2-4).

Adjustment	R107 through R329 on the 9TK preamplifier PCB/A (Figure 3-16 and Table 3-2)
------------	---

Criterion	12 V p.p. = 1 V
-----------	-----------------




Figure 3.6 PTK Pre-amplifier PCBs: Adjustments and Test Points

Table 3-3. NRZI Channel Test Points and Adjustments

Channel	Data 1 Test Point (Figure 2-8)	91K Preamplifier Adjustment (Figure 1-17)	Nominal
0	TP10	RJ07	+0.5 V p-p
0	TP20	RJ18	+0.5 V p-p
1	TP30	RJ29	+0.5 V p-p
2	TP40	R207	+0.5 V p-p
3	TP50	R218	+0.5 V p-p
4	TP60	R229	+0.5 V p-p
5	TP70	R307	+0.5 V p-p
6	TP80	R318	+0.5 V p-p
7	TP90	R329	+0.5 V p-p

3.7.3 NRZI Read/Write Skew Adjustments

3.7.3.1 NRZI Read Skew Adjustment

Test equipment	scope
Test point	TP53 (packet pulse) data 1, PCB3A (Figure 3-8)
Setup	1. Load a write-oriented master skew tape (PN 20-19264; to RCU). 2. Set M8940 MIA PCB A switches for NRZI test read-forward/continuous (Figure 2-1, Table 2-4).
Adjustment	Adjusting screw accessible by removing small plug on buffer box door can. Inserting a 1/8 in. allen wrench (Figure 3-17)
Criterion	Adjust for minimum packet pulse width of ± 2 ns minimum including jitter.
Setup	Set M8940 MIA PCB A switches for NRZI test read-over-continuous.
Criterion	1.2 μ s pulse

NOTE

If pulse width exceeds 1.2 μ s, the upstart tracking may have to be fine tuned.




FIGURE 3-19 Location of NRZI Read Skew Adjuster

3.7.3.2 NRZI Character Gate Adjustment

Test equipment	Scope
Test point	1. CH1 to data L TP51 (ANY-H) 2. CH2 to data L TP56 (TRDS) sync — int/CH1: DC
Setup	1. Load a write-protected master skew tape (PN 29-19234) to BOT. 2. Set M89-0 M1A PCB A switches for forward read-continuous (NRZI) test (Figure 2-1, Table 2-4).
Adjustment	R37 on data L PCB A
Criterion	Delay between leading edge of TP51 and positive going edge of TP56 is $\pm .85 \mu\text{s}$ $\pm 0.15 \mu\text{s}$ (Figure 3-18).



Figure 3-18 TRDS Delay Character Gate

3.7.3.3 NRZI Write Skew Adjustment

Test equipment Scope

Test point Data L JP24 (1 S&LW) (Figure 3-8)

- Setup
1. Load master output tape (PN 29-1, 691) to BOT.
 2. Set MS90 MTA PCB A switches for NRZI write/forward/continuous/strip.

Adjustment While observing scope, adjust R101 through R501 on write PCB A (Figure 3-19). Turn clockwise until pulse width display increases. Then back off until it is the same as before. Adjust R901 for minimum pulse width.

Criteria 1.8 μ s maximum




Figure 3-19 Write/Decode PCB A Adjustment and Test Point

3.7.4 PE Read Threshold (Low) Adjustment

Test equipment: DVM

Test point (+) lead to data L TP71 (Figure 3-8);
 (-) lead to data L TP49 (ONLY).

Setup:

1. Load a master output tape (PN 29 11691) to BCL.
2. Set M89-0 MFLA PCBA switches (Figure 2-1) for J2 test/stop/cond and place transport on line.

Adjustment: R25 on data L PCBA

Criterion: $900\text{ mV} \pm 60\text{ mV}$

3.7.4.1 PE Cntr Adjustment

Test equipment: Scope

Test point: TP 003 through TP002 data L PCBA
 (Figure 3-8 and Table 3-3)


Table 3-3 PE Channel Test Points and Adjustments

Channel	Data L Test Point (Figure 3-8)	9TK Preamp/Filter Adjustment (Figure 3-17)	Nominal
P	TP102	R105	$12\text{ V}_{\text{pp}} \pm 1\text{ V}$
0	TP202	R117	$12\text{ V}_{\text{pp}} \pm 1\text{ V}$
1	TP302	R123	$12\text{ V}_{\text{pp}} \pm 1\text{ V}$
2	TP402	R206	$13\text{ V}_{\text{pp}} \pm 1\text{ V}$
3	TP502	R217	$13\text{ V}_{\text{pp}} \pm 1\text{ V}$
4	TP602	R203	$13\text{ V}_{\text{pp}} \pm 1\text{ V}$
5	TP702	R206	$13\text{ V}_{\text{pp}} \pm 1\text{ V}$
6	TP803	R317	$13\text{ V}_{\text{pp}} \pm 1\text{ V}$
7	TP903	R313	$13\text{ V}_{\text{pp}} \pm 1\text{ V}$

Setup	1. Load master output tape (PN 29-11491) to BOT. 2. Set M8040 MTA PCBA switches for PT (write-forward/true/continuous) 3202 PCL.
Adjustment	R106 through R729 on DTK preamplifier PCBA (Figure 3-16 and Table 3-2)
Citation	12 V p p = 1 V

3.8 INTERCONNECT DI PCBA

The interconnect DI PCBA (Figure 3-20) is the vertical board that interconnects the various logic boards in the card cage.



4 TM03 REGISTERS

4.1 GENERAL

This chapter is divided into two sections. The first section is a quick reference with a figure and table of the TM03 registers. The second section is a detailed description of each register described in the first section.

4.2 QUICK REFERENCE

Figure 4-1 shows the TM03 register's format and bit functions. Table 4-1 summarizes descriptions of the registers listed in Figure 4-1. Table 4-1 also indicates the octal, offset, and LINTBUS address codes for the registers.

10 TM03 REGISTERS

CONTROL 1 (A7)

75	74	73	72	71	70	69	68	67	66	65	64	63	62	61	60
EVS										ES	ES	ES	ES	ES	ES

JULY 25 1969
JULY 25 1969

VIA 05 (E7)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ATA	ATA	ATA	ATA	ATA	ATA	ATA	ATA	ATA	ATA	ATA	ATA	ATA	ATA	ATA	ATA

JULY 25 1969
JULY 25 1969

ERRR 07

75	74	73	72	71	70	69	68	67	66	65	64	63	62	61	60
ERRR										ERRR	ERRR	ERRR	ERRR	ERRR	ERRR

JULY 25 1969
JULY 25 1969

NSR04-NSR09 (D7)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
NSR04					NSR05					NSR06					NSR07				

JULY 25 1969
JULY 25 1969

ATA 05 (NSR04-NSR09)

75	74	73	72	71	70	69	68	67	66	65	64	63	62	61	60
ATA										ATA	ATA	ATA	ATA	ATA	ATA

JULY 25 1969
JULY 25 1969

TIME COUNT (D0)

75	74	73	72	71	70	69	68	67	66	65	64	63	62	61	60
75	74	73	72	71	70	69	68	67	66	65	64	63	62	61	60

* IN CONTROL 1, ATOMPL 05, 06, 07, 08, 09, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000


* 1000000

Figure 4-1 TM03 Register Contents (1 of 2)


STATUS REGISTER (SR)




VIDEO ADDRESS (VADR) AND SERIAL



VIDEO FORMAT (VDF) ADDRESS



SERIAL NUMBER (SN)



TAP CONTROL (TC)



MAY 1982

Figure 4-1 TVM32 Register Contents (continued)

Table 4-1 TM03 Registers (Figure 4-1)

Address Codes VAX				
Octal	Hex	UNITS	Name	Description
00	0	772440	Control (CS)	Read/write - Contains functional mode including GO bit
01	4	772452	Status (DS)	Read-only - Contains current status information (includes summary bit)
02	8	772454	Error (ER)	Read-only - Contains current indication
03	C	772464	Maintenance (MR)	Read/write - Controls diagnostic functions
04	10	772456	Attention summary (AS)	Read/write - Indicates attention active status of each TM03 (one bit per TM03).
05	14	772448	Frame count (FC)	Read/write - For a write data transfer operation, contains 2's complement of number of tape characters to be transferred. For a read operation, contains 2's complement of number of records to be expected. For a read data transfer operation, contains 2's complement of number of characters read.

Table 4-1 TMO3 Registers (Contd)

Address Lines VAX				
Octal	Offset	UNIBUS	Name	Description
06	18	772466	Drive type (DT)	Read only—Indicates type of formatter and type and status of transport (dis- tinguishing formatter and transport with power applied).
07	1C	772480	Check character (CK)	Read only—For a NRZI operation, contains CK error character. For a PE operation, contains dead trans- missions.
10	30	772470	Serial number (SN)	Read only—Contains last four digits of transport serial number.
11	24	772472	Page control (LC)	Read/Write—Contains transport selection and configuration codes.

4.3 DETAILED DESCRIPTION

This section contains the detailed description of each register in the TMD3 formatter. Refer to Figure 4-1 for the register format and Table 4-1 for register address codes.

4.3.1 Control Register (CS1)

The control register is a read/write register. It receives operational commands from the MASSBUS controller via the control bus. This register operates in conjunction with the time control register to control the operation of the selected channel.*

The control register is shared with the MASSBUS controller. Bits 00 through 05 and bit 11 are in the TMD3. The remaining nine bits are in the controller.

The TMD3 transport responds to the 11 function codes listed in Table 4-2. If CS1 is loaded with a function code (with GO bit set) that does not agree with those listed in the table, an 'Illegal function error' (IFE) is generated.

Table 4-2 Control Register Commands/Function

Code B(0-5) format	Operation	Description
00	No operation	Response to request to clear GO bit in control register.
01	Rewind off line*	- Initiates a new rewind on selected transport and places transport off line. - Clears GO bit in control register. - Sets drive ready (DRY), drive status change (SDC), and attention alarm (AA) bits in status register.
07	Rewind	- Initiates a rewind to BOLL marker on selected transport and clears GO bit. - Sets DRY, PIP, and AA bits in status register during rewind. - When DOT is sensed, sets SSC and clears PIP in status register.
11	Stop motion	Resets all TMD3 and selected transport logic and/or initalize. Does not allow unsolicited responses.

* Requires manual intervention to return TMD3 to on-line operation.

Table 4.2 Control Register Command Functions (Contd)

Code F(0 – 5) (octal)	Operation	Description
21	Read transport	Reads tape control register (CTR); ie select slave 0, odd parity, PDS-10 code dump format, and A08-bit error NRZI. Gen causes a transport to rewind.
25	Erase	Erases approximately 100 cm (3 ft) of tape. Clears GO bit and sets A1A on termination in status register.
37	Write tape mark	Writes a special tape record on selected transport. Clears A0 and sets A1A bit on termination in status register.
31	Space forward	Moves tape forward (toward BOT) on selected transport over number of records specified by frame count register. Aborts space operation if tape mark (TMI) or PCH is detected before specified frame count. Clears GO bit and sets A1A on termination in control register.
33	Space reverse	Moves tape in reverse (toward BOT) on selected transport over number of records specified by frame count register. Aborts space operation if TMI or PCH is detected before specified frame count. Clears GO bit and sets A1A on termination in control register.
51	Write check forward	Same as read forward.
53	Write check reverse	Same as read forward.
61	Write forward	Writes forward one tape record on selected transport. Record length is determined by frame count register. Clears GO bit on command termination in control register.
71	Read forward	Reads forward one tape record on selected transport. Clears GO bit on command termination.
73	Read reverse	Reads reverse one tape record on selected transport. Clears GO bit on command termination.

4.3.2 Status Register (RS)

The status register is a 16-bit, read-only register that stores the tape system status information. Table 4-3 defines each bit position. Although the status register multiplexer is in the TMO2, inputs to this multiplexer can be generated either by a selected transport, or the TMO3 logic itself. Therefore, each bit position in Table 4-3 is identified by one or more of the following designators. They indicate the origin of the input signal.

(SS) = selected transport

(S) = any transport

(M) = TMO3 logic

Table 4-3 Status Register Bit Positions

Bit Position	Name	Description
00 (SS)	Slave attention (SA)	Indicates that a selected transport has come on-line.
01 (SS)	Beginning of tape (BOT)	Indicates that a selected transport has detected BOT marker.
02 (M)	Tape mark (TMD)	Indicates that a tape mark has been detected. Remains asserted until next tape motion is initiated.
03 (M)	TE identification burst (TEBI)	Indicates that a TE identification burst has been detected. Asserted until a subsequent tape motion command is initiated.
04 (SS)	Write down (SDWN)	Indicates that tape motion on selected transport is stopping.
05 (SS)	Phase exceeded status (PES)	Indicates that selected transport is configured for Ph operation. Negated during NRZI operation.
06 (S)	Slave status change (SSC)	Indicates that any tape that just gone on-line, or if line of new sample of air wind up event.
07 (M)	Drive ready (DRY)	Indicates that both TMO3 and selected transport are ready to accept commands.
08 (M)	Drive present (DPR)	Hardwired set.
09	Not used	N/A

Table 4-3 Status Register Bit Positions (Cont)

Bit Position	Name	Description
10 (SS)	End of tape (EOT)	Indicates if selected transport has detected EOT marker during forward tape motion. Is negated when EOT marker is detected during reverse tape motion.
11 (SS)	Write lock (WRL)	Indicates that selected transport is write protected.
12 (SS)	Miscellaneous (MOL)	Indicates that selected transport has tape loaded and is on-line.
13 (M/SS)	Positioning in progress (PIP)	Indicates that selected transport is performing a tape motion operation. This bit is asserted by TM03 (M) during a tape operation or by the selected transport (SS) during a rewind.
14 (M)	Composite error (ERC)	Indicates that an error condition has occurred. Is asserted whenever any bit in error register is set.
15 (M)	Attention needed (ERR)	Is asserted whenever ATTN interrupt signal is generated. Indicates one of the following conditions: 1. TM03 and selected transport require servicing. 2. TM03 and selected transport have become ready after a non-data transfer operation. 3. A drive status change (SS=7) has occurred.

4.3.3 Error Register (ER)

Sixteen different error conditions can be detected in the TMC3transport system (Table 4-4). The error register is a 16-bit, read-only register that stores all of the tape system error indications.

TMC3transport errors are categorized as class A and class B. Class B errors terminate an in progress data transfer, but class A errors do not. The MASSBUS controller is notified of any errors during a data transfer by the immediate assertion of the exception (EXC) signal or the MASSBUS. If the TMC3transport is not performing an operation when an error occurs, or is performing a rewind (the GO 00 is clear), the controller is immediately notified of an error condition by the assertion of ATTN on the MASSBUS.

Table 4-4 Error Register Bit Indicators

Bit Position	Name	Description	Error Class
00	Illegal function (ILF)	Indicates that an illegal function code has been transmitted.	D
01	Illegal register (ILR)	Indicates that a read or write from a nonexistent register was attempted.	A
02	Register modification refuse (RMR)	Indicates that, during a transport operation ($GO = 1$), a write into one of the registers was attempted. ^a	A
03	Control bus parity (CPAR)	Indicates that an incorrect control bus parity was detected.	A
04	Format (FMT)	Indicates the a transfer with an incorrect format (i.e., is corrupted). When MASSBUS filler is used, a FMT error can also indicate one of the following conditions: 1. Microcode parity error 2. MASSBUS data parity error 3. Illegal microcode instruction	B

^a This does not apply to read commands or individual read/write registers.

Table 4-4 Error Register Bit Indicators (Cont)

Bit Position	Name	Description	Error Class
05	Data bus parity error (DPAE)	Indicates that an incorrect MASSBUS data bus parity error was detected.	A
06	Incremental data error or serial parity error (INCE/VTE)	During a PE read operation, indicates that one of the following conditions: 1. Multiple (two or more) dead tracks 2. Dead tracks without parity errors 3. Parity errors without dead tracks 4. Skew overflow 5. Parity error in hit field During an NRZI read operation, indicates that a vertical parity error has occurred or that data has occurred after skew delay is over.	A
07	PE frame error or LRCC error (PEFE/LRCE)	During a PE read operation, indicates that an incorrect preamble or postamble was detected. During an NRZI write operation, indicates that LRCC read from the tape does not match LRCC computed by the five format characters.	A
08	Nonrandom gap (NSG)	Indicates that something was detected in first half of end-of-frame gap while a write operation was in progress. Never sets during a read operation.	A
09	Frame count error (FCE)	Indicates that a tape operation has ended and frame counter is not clear. Also asserted when MASSBUS controller fails to negate RUN when TMD3 asserts SFI.	A

Table 4-4 Error Register Bit Indications (Contd)

Bit Position	Name	Description	Error Class
10	Correctable state or illegal tape mark (CSEITM)	Indicates a Phase indication, indicates that a cassette but not a tape drive was detected. (This condition is only a warning and does not indicate an error.) During an NRZI read operation, indicates that the next track not legally a tape mark were read and are recognized as a tape mark (just as record less than 10 character minimum).	A
11	Nonrecoverable function (NEF)	Indicates one of the following conditions: 1. A write operation was attempted on a write-protected cartridge. 2. A space reverse, read reverse, or write clock reverse was attempted with tape at BOT. 3. The DEN2 bit in tape status of register does not agree with PCS status in status register during a write operation. 4. A read or write operation was attempted when MCS = 0 in control register. 5. A write operation was attempted with DEN2 = 0 in tape control register (NRZI mode) and T is complement of a number less than 138 in frame count register. 6. The type of phase-locked loop module (MS-01, CR-YC, or YD) do not agree with type of transport specified by drive type register. This indicates that FDD is a transport, are not operating at same time needed.	B

Table 4-4 Error Register Bit Indicators (Cont)

Bit Position	Name	Description	Error Class
12	Drive timing error (DTE)	Indicates one of the following conditions: - During a write operation, WCLK was not received by MASHBUS expander in time to position a valid tape character. - A drive reset (ready-to-read) was indicated while MASHBUS data stream is ready operation.	B
13	Operation compliance (CPE)	Indicates that the end of record has not been detected within 2.5 from command completion and a miswrite or space operation. Also set if ISL is detected during a read reverse or a space reverse.	D
14	Loss of LUNS	Indicates one of the following conditions: - A program controlled operation was interrupted by a detected transport that is not an LUN. - An imminent power loss was detected (ALDO).	D
15	Crossed clock sense (CRC) (CDSR/CRC)	During a PLS operation, indicates that a single clock tick has occurred. During an NRZI operation, indicates that CRC test of the tape does not match CRC extracted from the character test of the tape.	A

4.3.4 Maintenance Register (MR)

The maintenance register (MS005-YR) is a 16-bit read-write register. This register allows on-chip diagnostic testing of the TM03 data paths and error detection circuitry. The maintenance register can configure the data paths into five testward loops, each loop testing certain TM03 circuits. The maintenance register data field is part of these loops and is used to read or write test data into the TM03. Table 4-5 briefly describes each bit in the maintenance register.

Table 4-5 Maintenance Register Bit Positions

Bit Position	Name	Description
00	Maintenance mode (MM)	When set, configures TM03 to maintenance mode operation.
01 – E4	Maintenance operation code (MOP) = 31	Controls command execution during maintenance mode. MM and MOP function together to select normal command execution during maintenance mode.
E5	Maintenance clock (MC)	Continuous data sequencing through TM03 data path in maintenance mode.
36	Tap speed clock (SWC2)	A clock signal generated by selected slave. Frequency depends on taps speed of selected slave. Used to monitor maintenance mode test operations.
07 – 3	Maintenance data (MD) = 31	B Test data generated during tap speed operations. A serial signal NRZI transfer contains CRC of test record.

4.3.5 Attention Summary Register (AS)

The attention summary register (MSS05_YA) is a read/write pseudo register that consists of one to eight bits, depending on the number of TM03s (TM03s) on the MASSBUS. The term *pseudo register* refers to the fact that only one register bit position is physically in each TM03. This bit position reflects the state of the attention nerve (ATA) status bit for that TM03. Therefore, bit position 0 of the attention summary register is generated by the ATA bit of TM03 number 0; bit position 1 is generated by the ATA bit of TM03 number 1, and so on to bit 7. Bits 8 through 15 are not used.

Unlike the other TM03 registers, the attention summary register is directly selected by the controller without first addressing a particular TM03. Therefore, for a single attention summary register read operation, every TM03 in the system responds by placing the state of its ATA bit in the appropriate bit position on the control bus and disabling its remaining 15 control bus transmitters. This control bus configuration appears as a single register output that collectively informs the controller of all TM03s that require attention (ATA = 1). The controller can then selectively examine the color or status registers of each of the affected TM03s to determine the cause of the individual attention conditions.

The controller can also write into the attention summary register; however, the significance of the bits being written is unusual. Writing a 1 into a bit position results in the ATA bit in the TM03 assigned to that bit position; however, writing a 0 has no effect. This unique writing scheme allows the controller to reset, after inspection, all summary bits that were set, without accidentally reversing those bits that may have become set in the meantime. Table 4-6 shows the effects of writing into an attention summary bit position.

Table 4-6 Effects of Writing into Attention Summary Bit Position

ATA Bit Before	Summary Bit Written	ATA Bit After
0	0	0
1	0	1
0	1	0
1	1	0

4.3.6 Frame Count Register (FC)

The frame count register (M8909 YA) is a 16-bit, read/write register that counts tape events. During a data transfer operation, this register is incremented each time a tape character is transferred to or from the tape. However, during a space operation, this register is incremented each time a record is detected. The register output may be read by the controller at any time, but the controller can only write into this register when the transport is not performing a space operation or data transfer (060 negated). The three variations are as follows:

4.3.6.1 Write Operation – For a write operation, the frame count register is loaded the one write initial time with the 2's complement of the number of tape characters to be written. During the writing process, the frame count register is incremented each time a tape character is recorded. Normal write data transfer terminates when the frame count register overflows to 0.

4.3.6.2 Space Operation – For a space operation, the frame count register functions similarly to a write operation except it is loaded with the 2's complement of the number of records to be spaced. The register is incremented each time a record is detected. The space operation terminates when the register overflows to 0 or a tape mark is sensed.

4.3.6.3 Read Operation – For a read operation, this register is automatically reset before read initiation. The register is then incremented each time a tape character is read. At the end of the read operation, the frame count register contains a count of the number of characters read.

4.3.7 Drive Type Register (DT)

The drive type register (M8925 JA) is a 16-bit, read-only register. The register content identifies the type of formatter and transport being used. When a read from this register is performed, the register output is applied to the appropriate multiplexer bit positions. Bits 2 through 8 (DT0 – DT7) of this register identify the type and status of the selected formatter and transport. If a nonexistent formatter is selected or if the selected transport is not powered up, DT0 through DT6 will contain 050_h. If the selected transport is powered up, the drive type code will be 05X_h, where X represents bits DT0, DT1, and DT2 and indicates the type of drive. Bits DT0 through DT8 are coded as shown in Table 4-7 for the TM03. Neither INST nor drive select can affect bits DT0 through DT8.

Table 4-8 describes each bit of the drive type register.

Table 4-7 Type and Status of Serial Formatter and Transport

Drive Type (DT)										Selection
8	7	6	DT	4	3	2	1	0		
0	0	0	1	0	1	0	0	0	Unformatted slave	
0	0	0	1	0	1	0	0	1	114.3 cm per s (45 in/s), slave selected	
0	0	0	1	0	1	0	1	0	190.5 cm per s (75 in/s), slave selected	
0	0	0	1	0	1	1	0	0	317.5 cm per s (125 in/s), slave selected	

¹ DT5 indicates the type of formatter being used.

DT5 = 0 = TM02

DT5 = 1 = TM03

(142054₅ = TM03/T077 selected)

Table 4-8 Drive Type Register Bit Positions

Bit Position	Name	Description
00 = 07	Drive type (DT0 = 8)	Specifies type of formatter and transport.
09	N/A	Not used
10	Slave present (SPB)	Asserted when a transport is powered up and has been assigned selection code to the selection control register.
11	Single channel required (SRQ)	Always negated to indicate that device is a single port unit.
12	7-channel (7CH)	Always negated. The TM63 does not interface with 7 channel transports.
13	Moving head (MOH)	Always negated to indicate that the device is not a moving head unit.
14	Tape drive (TAP)	Always asserted to indicate that the device is a tape transport.
15	Not sector addressed (NSA)	Always asserted to indicate that the transport is not sector addressed.

4.3.8 Check Character Register (CKR)

The check character register (MB903 YB) is a 8-bit, read-only register that permits the programmer to check the validity of a data transfer. At the end of an NRZI read operation, this register contains the CRC¹ for that operation. Therefore, the programmer can determine if the CRC² generator logic is functioning correctly. At the end of a PE read operation, this register contains a dead track indicator (DT = 1) if any track that may have dropped one or more bits during the operation.

4.3.9 Serial Number Register (SN)

The serial number register is a 16-bit, read-only register. It contains a binary-coded decimal (BCD) that represents the four least significant digits of the turnstile serial number.

4.3.10 Tape Control Register (TC)

The tape control register (MB903 YD) is a 16-bit read/write register that selects an existing transport and configures it for a particular operational mode.

Table 4-9 briefly describes each bit position.

Table 4-9 Tape Control Register Bit Positions

Bit Position	Name	Description
00 - 02	Serial select (SS0 - 2)	Specifies unit number of transport to be used.
03	Even parity (EV PAR)	When set for NRZI operation, even parity is written or read from tape. Ignored during PE operation. (PE operations are always odd parity.)
04 - 07	Format select (FMT SEL0 - 3)	Specifies MASSBUS to tape character formatting during a write operation or tape character to MASSBUS formatting during a read operation. Format codes are as follows. ^a Refer to Chapter 5 for detailed explanations of data formats. 0000 PDP 10 Format 10 tape dump 0001 PDP 15 Format 15 tape dump 0011 PDP 10 Format 10 compatible 1100 PDP 11 Format 11 normal 1101 PDP 11 Format 11 tape dump 1110 PDP 15 Format 15 normal 1111 PDP 11 Format reserved

Table 4-9 Tape Control Register Bit Positions (Cont)

Bit Position	Name	Description																												
30	Density select (DPNC = 2)	Specifies tape density mode during read or write operation as follows: ^a <table> <tr> <th colspan="4">Density</th> </tr> <tr> <th>DPN2</th> <th>DPN1</th> <th>DPN0</th> <th>Encoding</th> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>800 NRZI</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>700 PF</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>Reserved</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>Reserved</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>Reserved</td> </tr> </table>	Density				DPN2	DPN1	DPN0	Encoding	0	1	1	800 NRZI	1	0	0	700 PF	1	0	1	Reserved	1	1	0	Reserved	1	1	1	Reserved
Density																														
DPN2	DPN1	DPN0	Encoding																											
0	1	1	800 NRZI																											
1	0	0	700 PF																											
1	0	1	Reserved																											
1	1	0	Reserved																											
1	1	1	Reserved																											
11	Not used	N/A																												
12	Enable next set data transfer error (EADDE)	When set, immediately halts a write or read operation if one of the following errors occurs: COR/CRC error register bit 15 PAR/LRC error register bit 7 ENC/VEF error register bit 6 DPA/R error register bit 0																												
13	Slave address change (SAC)	Asserted whenever slave address of tape is changed; register are changed. Negate from next drive set pulse.																												
14	Frame count status (FCS)	Is normally set at end of a write into frame count register. However, if FCS = 0, and a speed or write command with GO = 1 is loaded, a nonrecoverable function (NRF) error is generated and the count and is reset to 0. Is reset when frame count register overflows.																												
15	Amplification (ACVLS)	Is read only bit, asserted when unexpected nonactive y-mating, erasing data.																												

^a Codes 0000 and 0011 are an MS915 data formatting mode. This is used by 80-bit processors.

Codes 1100 and 1110 are an MS905 data formatting mode. This is used on PD041 and VAX processors.

All other frame codes are invalid. An invalid code causes a frame error (FVE) = error register bit 41 when a data transfer is completed with FCS = 1 is loaded.

^b DPN2 is for speeds 800 and 700 bits/in. DPN1 and DPN0 bits are not used. DPN1 codes 58, 59, and 78 are reserved for future use.

5 DATA FORMATS

5.1 GENERAL

This chapter illustrates how the TM03 maps MASSBUS transfers onto tape during write operations and how tape characters are mapped onto the MASSBUS data lines during read operations. It defines PDP-10 and PDP-11 processor bits and shows bit locations during a MASSBUS transfer. This chapter also shows the pack/unpack format of the processor words into tape frames for the various formatting modes.

5.2 MASSBUS/TM03 TRANSFERS

Consider a single record that is read from or written on tape. Assume four MASSBUS transfers occur during the writing (reading) of this record and that the contents of the first transfer is 11111_g, the contents of the second transfer is 22222_g, the third 33333_g, and the fourth 44444_g. If the write (or read) is in a forward direction, the four MASSBUS/TM03 transfers are as follows:

11111_g — first transfer
22222_g — second transfer
33333_g — third transfer
44444_g — fourth transfer

If the read is in a reverse direction, the four MASSBUS/TM03 transfers are as follows:

44444_g — first transfer
33333_g — second transfer
22222_g — third transfer
11111_g — fourth transfer

Words transferred between memory and the TM03 are formatted on the MASSBUS according to the processor used. Two transfers are required to transmit a 36-bit PDP-10 word while only a single transfer is required for a 16-bit PDP-11 word. The word formats on the MASSBUS for the PDP-10 and PDP-11 are shown in Tables 5-1 and 5-2. The 18 data lines on the MASSBUS are designated D0 through D17.

Table 5-1 PDP-10 MASSBUS Word Format

D17 - D0	MASSBUS Data Lines
R0 (MSB) - R17	First MASSBUS transfer*
R18 - R35 (LSB)	Second MASSBUS transfer*

* In a read operation, the first 18 MASSBUS transfer lines transfer D0, R18 through R35, i.e., 32 lines and 32 through R17 transfer second.

Table 5-2 PDP-11 MASSBUS Word Format

D15 - D0*	MASSBUS Data Lines
R15 (MSB) - R0 (LSB)	MASSBUS transfer

* D16 and D16 are not used.

5.3 TM05 TAPE FRAME PACKING AND UNPACKING

5.3.1 Frame Packing

In a write operation, the processor data word in the TM05 is disassembled and packed onto tape in a manner of tape characters or frames. The number of frames depends on the processor used and the mode of operation.

5.3.2 Frame Unpacking

In a read operation, the tape frames are read off tape (unpacked) and assembled into a data word for MASSBUS transfer.

5.3.3 Packing/Unpacking Formats

Tables 5-3 through 5-6 show the packing/unpacking formats for the PDP-10 and PDP-11 processors in various format modes. During a read reverse operation, the frames are read off tape in reverse order.

NOTE

To any given transfer, the frame count register must contain the 2's complement of the number of frames required to transfer complete processor words to or from tape. For example, in the PDP-10 core dump mode (Table 5-4), it takes five tape frames to read or write a word on tape. The frame count register must be loaded with the 2's complement of 5 times the number of words read or written.

25-word transfer: $25 \times 5 = 125$ frames

26-word transfer: $26 \times 5 = 130$ frames

27-word transfer: $27 \times 5 = 135$ frames

Table 5-3 PDP-10 Compactility Mode - Format Code 0011

Type Frames	Tape Track Positions								
	TP	T7*	T6	T5	T4	T3	T2	T1	T0†
1	P	B0	B1	B2	B3	B4	B5	B6	B7
2	P	B8	B9	B10	B11	B12	B13	B14	B15
3	P	B16	B17	B18	B19	B20	B21	B22	B23
4	P	B24	B25	B26	B27	B28	B29	B30	B31

* MSB

† LSB

Table 5-4 PDP-10 Core Dump Mode - Format Code 0000

Type Frames	Tape Track Positions								
	TP	T7*	T6	T5	T4	T3	T2	T1	T0†
1	P	A0	A1	A2	A3	A4	A5	A6	A7
2	P	A8	A9	A10	A11	A12	A13	A14	A15
3	P	B16	B17	B18	B19	B20	B21	B22	B23
4	P	B24	B25	B26	B27	B28	B29	B30	B31
5	P	0	0	0	0	B32	B33	B34	B35

* MSB

† LSB

Table 5-5 PDP-11 Normal Mode - Format Code 1100

Tape Frames	Tape Track Positions								
	TP	T0*	T6	T5	T4	T3	T2	T1	T0†
1	P	R7	R5	R5	R4	R3	R2	R1	R0
2	P	R15	R14	R13	R12	R11	R10	R9	R8

* MSB

† LSB

Table 5-6 PDP-11 Core Dump Mode - Format Code 1101

Tape Frames	Tape Track Positions								
	TP	T7	T6	T5	T4	T3*	T2	T1	T0†
1	P	-				R5	R4	R3	R0
2	P					R6	R6	R5	R4
3	P					R7	R10	R9	R8
4	P					R15	R14	R13	R12

* MSB

† LSB





