



PDP-11/04/34/34A

Maintenance Card



CONTENTS

Console Emulator	1
KY11 LS Programmer's Console	4
DD11 CK/DK/PK Backplanes	5
Troubleshooting	8
Processor Jumpers	10
MM11-DP	11
VM11-MP Core	13
MS11 EP/TP/JF VCB	15
MS11 L	17
M7060 Parity Controller	20
M9001-YA/YB/YF	22
M9012	25
DL11-W	30
KK11-A Cache	34
Memory Management	36
Current Distribution	40
Backplane Jumper Configuration	41
Method 1 Unibus Pin Assignments	42

EK-41034-MC-003

Copyright © 1979 by Digital Equipment Corporation

DAK777 01150 001 0412

To obtain a copy of this document, use the number above and order from Printing and Circulation Services, NE 2.


CONSOLE EMULATOR

Sequence of events for standard* M9301-M9312 configuration on power up.

When cool switch depressed or return of ac power

1. Primary CPU tests are executed (loop on error)
2. Register prompt and prompt character

(RDI)	(P4I)	(S?)	(PCI)
XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX



3. User can now exercise console functions provided by console emulator routine.
4. On bootstrap command, secondary CPU and memory tests are executed. These will fail on error, or if supervisor will not device.

Console Functions	Keyboard Strokes
Load Address	L <SB> XXXXXX <CR>
Examine	E <SB>
Deposit	D <SB> XXXXXX <CR>
Stop	S <CH>
Bootstrap	<Once> n <CR>
<SB> = Space key	n = Unlimited options; defaults to 01
<CH> = Carriage return	

* for standard configuration, see page 23, M9301, 26, M9312

CONSOLE EMULATOR - continued

Device	Code	M9301			M9312
		YA	YB	YF	
PD05	PD	X	X	X	X
DL11-A/W	T	X	X	X	X
TU55-58	OT	X	X	X	X
TJ1/TE10, TS03	MT	X	X	X	X
TJ1/TE10					
TV02/03	MM		X	X	X
TJ60	CT	X	X		X
TU55	CC				X
TS04	MS				X
RX01	EX	X	X	X	X
RX02	EY				X
RK03/05/05.1	DK	X	X	X	X
RP02/03	EP	X	X	X	X
RP04/05/06, RM02/03	DJ		X	X	X
RI01	DL				X
RK05/07	DM			X	X
RS03/04	DS		X	X	X

Cross Reference Device to Controller

Device	Controller
PD05 thru pd-rdr	PD11/PD11
ASH 33 (a spd-rdr)	DL11-A/W
TJ55-58	OT11
TJ/TE10, TS03	MT11/A11/B11
TJ/TE10, TV02/03	RH11
TJ60	TA11
RX01	RX11
RX02	RXC11
RK03/05/05.1	RK11-C/D
RP02/03	RP11-C/E
RP04/05/06, RM02/03	RH11
RI01	RI11
RK05/07	RKB11
RS03/04	RS11

CONSOLE EMULATOR - DIAGNOSTICS

If M9301/M9312 is configured to run diagnostics and a halt occurs when loading a device:

1. Obtain register pointers and hex data by rebooting.
2. Address in PC will indicate type of halt (processor or memory).
3. If a memory halt, contents of R0, R4, and SP are meaningful as shown below.

PROCESSOR HALTS

PC = 165318, 165348, 16537C → YA
173450, 173470, 173512 → YB
165040, 165062, 165076 → YF, M9312

MEMORY HALTS

YA, YB	YF, M9312
PC → Expected Data	Failing address
R4 → Expected data	Received data
SP → Failing address	Expected data

PC = 165334 → YA
173782 → YB
165778 → YF
165772 → M9312

KY11-LB PROGRAMMER'S CONSOLE

[KEY] = Function

[LAD] = IC 60471 = Address Register

[DIS AD] = Address Register = Display

[EXAM] = Address = Display

[DEV] = Display = Address

[CLR] = CLR = 00

[LED] = Display = Set of 804

[N-141735] = Halt/REQ = Display

[N-155-190] = Halt/REQ = Inst. Stop

[CONTROL] = Control

[N-141735] = Halt/REQ = Program

[N-141735] = Stop

[N-141735] = 0

[N-141735] = 0 or minimum value in 000

See KY11-LB User's Guide for details of use of indicator lights.

[N-141735] = 00 = Temp. Data = Buffer

LED INDICATORS

DOON	AC power +5 V to logic is on
BATT	Battery monitor INDICATOR (1 BATT) ON - Battery present and charging Flicking (slow) - AC power OK and battery is charging. Flicking (fast) - Loss of AC power, battery is discharging while maintaining MOS memory contents
FLK	State of processor running or halted
SR 300	Contents of switch register being displayed
MAINT	Console in maintenance mode
AUS ERR	Examine or deposit resulted in a S5YN timeout or a HALT REQ from the console failed to receive a HALT GRANT

* An 18 bit number is stored in Temp-register.

DD11-CK/DK/PK BACKPLANES

DD11-CK

	1	2	3	4
1	DD11-CK	+	DD11-CK	
2	DD11-CK	+	DD11-CK	
3	DD11-CK	+	DD11-CK	
4	DD11-CK	+	DD11-CK	

DD11-PK

	1	2	3	4
1	DD11-PK	+	DD11-PK	
2	DD11-PK	+	DD11-PK	
3	DD11-PK	+	DD11-PK	
4	DD11-PK	+	DD11-PK	
5	DD11-PK	+	DD11-PK	
6	DD11-PK	+	DD11-PK	
7	DD11-PK	+	DD11-PK	
8	DD11-PK	+	DD11-PK	
9	DD11-PK	+	DD11-PK	
10	DD11-PK	+	DD11-PK	

DD11-DK (expander backplane)


	1	2	3	4
1	DD11-DK	+	DD11-DK	
2	DD11-DK	+	DD11-DK	
3	DD11-DK	+	DD11-DK	
4	DD11-DK	+	DD11-DK	
5	DD11-DK	+	DD11-DK	
6	DD11-DK	+	DD11-DK	
7	DD11-DK	+	DD11-DK	
8	DD11-DK	+	DD11-DK	
9	DD11-DK	+	DD11-DK	
10	DD11-DK	+	DD11-DK	

■ DD11-CK, DD11-PK, DD11-DK are not supported by the DD11-CK/DK/PK backplane.

▲ DD11-CK, DD11-PK, DD11-DK are not supported by the DD11-CK/DK/PK backplane.
 ■ DD11-CK, DD11-PK, DD11-DK are not supported by the DD11-CK/DK/PK backplane.
 ▲ DD11-CK, DD11-PK, DD11-DK are not supported by the DD11-CK/DK/PK backplane.
 ■ DD11-CK, DD11-PK, DD11-DK are not supported by the DD11-CK/DK/PK backplane.

■ DD11-CK, DD11-PK, DD11-DK are not supported by the DD11-CK/DK/PK backplane.


TROUBLESHOOTING



NOTE

For a detailed explanation of these troubleshooting actions, refer to PDP-11/34 Systems User Manual, Section 6.

TROUBLESHOOTING - continued



100

NOTE

DC on light does not necessarily indicate that de power is within the required levels.

TROUBLESHOOTING - continued

ACTION 4
 HAS THE
 PROBLEM
 BEEN
 SOLVED?

SYSTEM

POSSIBLE PROBLEM AREA

THE LEFT
 SIDE OF THE
 SYSTEM

RIGHT SIDE OF THE
 SYSTEM

THE RIGHT SIDE OF THE
 SYSTEM

THE LEFT SIDE OF THE
 SYSTEM

ACTION 5
 HAS THE
 PROBLEM
 BEEN
 SOLVED?

SYSTEM

POSSIBLE PROBLEM AREA

THE LEFT
 SIDE OF THE
 SYSTEM

RIGHT SIDE OF THE
 SYSTEM

THE RIGHT SIDE OF THE
 SYSTEM

THE LEFT SIDE OF THE
 SYSTEM

ACTION 6
 HAS THE
 PROBLEM
 BEEN
 SOLVED?

SYSTEM

POSSIBLE PROBLEM AREA

THE LEFT
 SIDE OF THE
 SYSTEM

RIGHT SIDE OF THE
 SYSTEM

THE LEFT
 SIDE OF THE
 SYSTEM

RIGHT SIDE OF THE
 SYSTEM

THE LEFT
 SIDE OF THE
 SYSTEM

RIGHT SIDE OF THE
 SYSTEM

THE LEFT
 SIDE OF THE
 SYSTEM

RIGHT SIDE OF THE
 SYSTEM

THE LEFT
 SIDE OF THE
 SYSTEM

RIGHT SIDE OF THE
 SYSTEM

PROBLEM NOT SOLVED
 THE PROBLEM IS STILL
 PRESENT

10/10/10

PROCESSOR JUMPEAS

KD11-EA 11/34A

M8265 (Data Path)
W1, W2 IN

M8266 (Control)
Enable parity detection - W1 IN
Disable parity detection - W1-OUT

KD11-E 11/34

M7265 (Data Path)
W1, W2 IN

M7266 (Control)
Enable parity detection - W1-OUT, W2 IN
Disable parity detection - W1-IN, W2-OUT

KD11-D 11/04

M7263
Enable parity detection - W1 IN, W2-OUT
Disable parity detection - W1-OUT, W2-IN

MM11-DF



TK-1376

NOTE

Jumpers W9 W11 are factory set and not shown.

(Note: The diagram shows W1-W8 with W9-W11 not shown)

STARTING ADDRESS ASSIGNMENT

Address		W1	W2	W3	W4
Decimal	Octal				
0K	000000	OUT	OUT	OUT	IN
8K	040000	OUT	OUT	IN	OUT
16K	100000	OUT	OUT	IN	IN
24K	140000	OUT	IN	OUT	OUT
32K	200000	OUT	IN	OUT	IN
40K	240000	OUT	IN	IN	OUT
48K	300000	OUT	IN	IN	IN
56K	340000	IN	OUT	OUT	OUT
64K	400000	IN	OUT	OUT	IN
72K	440000	IN	OUT	IN	OUT
80K	500000	IN	OUT	IN	IN
88K	540000	IN	IN	OUT	OUT
96K	600000	IN	IN	OUT	IN
104K	640000	IN	IN	IN	OUT
112K	700000	IN	IN	IN	IN

W7 and W8 OUT for PDP-11/04/34/54A

MM11-DP -- continued

INTERLEAVED MEMORY OPERATION

- One memory is assigned the odd addresses and the other the even addresses within the same 32K block.
 - W5-IN, W6-OUT -- assigns even addresses
 - W5-OUT, W6-IN -- assigns odd addresses
- Both memories must be assigned the same starting address.

STARTING ADDRESS ASSIGNMENT (Interleaved-Memory Operation)

Address		W1	W2	W3	W4
Decimal	Octal				
0K	000000	OUT	OUT	IN	IN
8K	040000	OUT	IN	OUT	OUT
16K	100000	OUT	IN	OUT	IN
24K	140000	OUT	IN	IN	OUT
32K	200000	OUT	IN	IN	IN
40K	240000	IN	OUT	OUT	OUT
48K	300000	IN	OUT	OUT	IN
56K	340000	IN	OUT	IN	OUT
64K	400000	IN	OUT	IN	IN
72K	440000	IN	IN	OUT	OUT
80K	500000	IN	IN	OUT	IN
88K	540000	IN	IN	IN	OUT
96K	600000	IN	IN	IN	IN

BACKPLANE INSTALLATION

DD11-PK -- Skts 2-8 (11/34)
DD11-PK -- Skts 3-8 (11/34,34A)
DD11-PK -- Skts 2-8
DD11-PK -- Slots 2 and 3

NOTE

A grant continuity card (G727) must be installed in slot D of the overhanging memory module.

MM11 VP CORE



NOTE: JUMPS TO NO. 51 CAN BE FACTORY SET
AS DESIGNED NOTED & FIELD SERVICE
FIELD.

JUMPERS


W5 W6

OUT OUT - Out for PDP 11/04/34/34A

W7 W8

IN IN - For parity operation

INTERLEAVED/NON-INTERLEAVED OPERATION



180 - Previous connection for the field service memory
margining device. P/N 70 11458.

51 - Starting address selection

MM11 YF CORE - continued

STARTING ADDRESS ASSIGNMENT

Address		S1 Switch Selection				
		S1-1	S1-2	S1-3	S1-4	S1-5
0K	000000	ON	ON	ON	ON	ON
1K	020000	ON	ON	ON	ON	OFF
2K	040000	ON	ON	ON	OFF	ON
3K	060000	ON	ON	ON	OFF	OFF
4K	080000	ON	ON	OFF	ON	ON
5K	100000	ON	ON	OFF	ON	OFF
6K	120000	ON	ON	OFF	OFF	ON
7K	140000	ON	ON	OFF	OFF	OFF
8K	160000	ON	OFF	ON	ON	ON
9K	180000	ON	OFF	ON	ON	OFF
10K	200000	ON	OFF	ON	OFF	ON
11K	220000	ON	OFF	ON	OFF	OFF
12K	240000	ON	OFF	OFF	ON	ON
13K	260000	ON	OFF	OFF	ON	OFF
14K	280000	ON	OFF	OFF	OFF	ON
15K	300000	ON	OFF	OFF	OFF	OFF
16K	320000	OFF	ON	ON	ON	ON
17K	340000	OFF	ON	ON	ON	OFF
18K	360000	OFF	ON	ON	OFF	ON
19K	380000	OFF	ON	ON	OFF	OFF
20K	400000	OFF	ON	OFF	ON	ON
21K	420000	OFF	ON	OFF	ON	OFF
22K	440000	OFF	ON	OFF	OFF	ON
23K	460000	OFF	ON	OFF	OFF	OFF
24K	480000	OFF	OFF	ON	ON	ON
25K	500000	OFF	OFF	ON	ON	OFF
26K	520000	OFF	OFF	ON	OFF	ON
27K	540000	OFF	OFF	ON	OFF	OFF
28K	560000	OFF	OFF	OFF	ON	ON
29K	580000	OFF	OFF	OFF	ON	OFF
30K	600000	OFF	OFF	OFF	OFF	ON

NOTE

For interleaved operation, both memories must have the same starting address.

BACKPLANE INSTALLATION


DD11-PK - Slots 2-8 (11/04)

DD11-PK - Slots 3 & 11/34,36A

DD11-DK - Slots 2 & 8

DD11-CK - Slots 2 and 5

MS11 EP/FP/JP - MCS



MS11 EP/FP/JP - MCS 1A-1

MEMORY SIZE JUMPERS/SWITCHES

Size	W3- W4	W1- W2	W5- W6	A F	7 H	8 J
4K	IN	OUT	OUT	OFF	OFF	OFF
8K	IN	IN	OUT	OFF	OFF	OFF
12K	IN	IN	IN	OFF	OFF	OFF
16K	IN	IN	IN	OFF	ON	OFF

BACKPLANE INSTALLATION

DD11 FK - Slots 2-8 (11/24)

DD11 PK - Slots 3, 8 (11/34, 34A)

DD11 DK - Slots 2, 8

DD11 CK - Slots 2 or 3

MS11-EP/FP/JF-MOS - continued

15632

STARTING ADDRESS ASSIGNMENT

Sw. P. 263

Address		Switch Selection				
Decimal	Octal	A	B	C	D	F
0K	000000	OFF	OFF	OFF	ON	ON
4K	020000	OFF	OFF	ON	OFF	OFF
8K	040000	OFF	OFF	ON	OFF	ON
12K	060000	OFF	OFF	ON	ON	OFF
16K	100000	OFF	OFF	ON	ON	ON
20K	120000	OFF	ON	OFF	OFF	OFF
24K	140000	OFF	ON	OFF	OFF	ON
28K	160000	OFF	ON	OFF	ON	OFF
32K	200000	OFF	ON	OFF	ON	ON
36K	220000	OFF	ON	ON	OFF	OFF
40K	240000	OFF	ON	ON	OFF	ON
44K	260000	OFF	ON	ON	ON	OFF
48K	300000	OFF	ON	ON	ON	ON
52K	320000	ON	OFF	OFF	OFF	OFF
56K	340000	ON	OFF	OFF	OFF	ON
60K	360000	ON	OFF	OFF	ON	OFF
64K	400000	ON	OFF	OFF	ON	ON
68K	420000	ON	OFF	ON	OFF	OFF
72K	440000	ON	OFF	ON	OFF	ON
76K	460000	ON	OFF	ON	ON	OFF
80K	500000	ON	OFF	ON	ON	ON
84K	520000	ON	ON	OFF	OFF	OFF
88K	540000	ON	ON	OFF	OFF	ON
92K	560000	ON	ON	OFF	ON	OFF
96K	600000	ON	ON	OFF	ON	ON
100K	620000	ON	ON	ON	OFF	OFF
104K	640000	ON	ON	ON	OFF	ON
108K	660000	ON	ON	ON	ON	OFF
112K	700000	ON	ON	ON	ON	ON
116K	720000	OFF	OFF	OFF	OFF	OFF
120K	740000	OFF	OFF	OFF	OFF	ON

MS11-L

10218v



NOTE: JUMPERS A1, A2, A3, AND A4 ARE AC SUPPLY AND NO SIGNAL.

10218v

JUMPERS

W5 W21

OUT IN for PDP 11/04/34/34A

W3 W7

OUT IN - +5 V and -5 V BRU (Normal Operation)

IN OUT - +5 V only

W1 W2

OUT IN - +12 V (PDP 11/04/34/34A)

IN OUT - +12 V (10/12/13)

W4

OUT - Updates MUD operation (PDP 11/04/34/34A)

IN - Special bus operation

SWITCHES/LEDS

S1 Selects OBR address

S2 Assigns M511-L starting address

D2 Indicates +5 V or -5 V BRU power is being supplied to refresh logic (normal).

NOTE

M511-L should not be extracted while D2 is ON.

D3 - indicates a parity error has occurred (red).

FIG 11-1 - continued

STARTING ADDRESS ASSIGNMENT

Address		S2 Switch Selection				
Decimal	Octal	S2-5	S2-6	S2-7	S2-8	S2-9
0K	000000	ON	ON	ON	ON	ON
4K	020000	ON	ON	ON	ON	OFF
8K	040000	ON	ON	ON	OFF	ON
12K	060000	ON	ON	ON	OFF	OFF
16K	100000	ON	ON	OFF	ON	ON
20K	120000	ON	ON	OFF	ON	OFF
24K	140000	ON	ON	OFF	OFF	ON
28K	160000	ON	ON	OFF	OFF	OFF
32K	200000	ON	OFF	ON	ON	ON
36K	220000	ON	OFF	ON	ON	OFF
40K	240000	ON	OFF	ON	OFF	ON
44K	260000	ON	OFF	ON	OFF	OFF
48K	300000	ON	OFF	OFF	ON	ON
52K	320000	ON	OFF	OFF	ON	OFF
56K	340000	ON	OFF	OFF	OFF	ON
60K	360000	ON	OFF	OFF	OFF	OFF
64K	400000	OFF	ON	ON	ON	ON
68K	420000	OFF	ON	ON	ON	OFF
72K	440000	OFF	ON	ON	OFF	ON
76K	460000	OFF	ON	ON	OFF	OFF
80K	500000	OFF	ON	OFF	ON	ON
84K	520000	OFF	ON	OFF	ON	OFF
88K	540000	OFF	ON	OFF	OFF	ON
92K	560000	OFF	ON	OFF	OFF	OFF
96K	600000	OFF	OFF	ON	ON	ON
100K	620000	OFF	OFF	ON	ON	OFF
104K	640000	OFF	OFF	ON	OFF	ON
108K	660000	OFF	OFF	ON	OFF	OFF
112K	700000	OFF	OFF	OFF	ON	ON
116K	720000	OFF	OFF	OFF	ON	OFF
120K	740000	OFF	OFF	OFF	OFF	ON
124K	760000	OFF	OFF	OFF	OFF	OFF

NOTE

Switch positions S2-1 through S2-4 should be set to the ON position for PDP-11/04/24/24A.


MS11 L - continued

CSR ADDRESS SELECTION

Address	S1-1	S1-2	S1-3	S1-4
772100	ON	ON	ON	ON
772102	ON	ON	ON	OFF
772104	ON	ON	OFF	ON
772108	ON	ON	OFF	OFF
772110	ON	OFF	ON	ON
772112	ON	OFF	ON	OFF
772114	ON	OFF	OFF	ON
772118	ON	OFF	OFF	OFF
772120	OFF	ON	ON	ON
772122	OFF	ON	ON	OFF
772124	OFF	ON	OFF	ON
772128	OFF	ON	OFF	OFF
772130	OFF	OFF	ON	ON
772132	OFF	OFF	ON	OFF
772134	OFF	OFF	OFF	ON
772136	OFF	OFF	OFF	OFF

The MS11 L memory does not require a parity controller (M7850) but it can be installed in the same backplane as other memories utilizing an M7850.


CSN



MS11 L BACKPLANE INSTALLATION

- DD11-2K - Slots 3-8
- DD11-OK - Slots 2-8
- DD11-C4 - Slots 2 and 3


M7850 PARITY CONTROLLER




NO IS FACTORY SET AND NOT SHOWN

- One M7850 will generate and check parity for all memory in its backplane
- The M7850 does not differentiate between data or MDS
- When a parity error is detected, the parity error LED is switched ON. If error IND ENABLE (CSR bit 0) is set, the processor trips to -1.
- When installed, the M7850 intercepts MEMORY SSYN and asserts BUS SSYN after checking parity.

SSYN DELAY (Adjustable via R16)



CSR



PARITY ERROR

ADDRESS BUS (MDS) ADDRESS BUS (MDS)

ADDRESS BUS (MDS)

ERROR IND ENABLE (CSR bit 0) - 1 = ERROR IND ENABLE

15-11 = ADDRESS BUS (MDS) ADDRESS BUS (MDS)

10-0 = ADDRESS BUS (MDS) ADDRESS BUS (MDS)

M7850 PARITY CONTROLLER ..

continued


M7850 CS# address is factory set at 772100. Jumpers W1-W4 allow selection of a unique address between 772100-772136.

CSR ADDRESS SELECTION

Address	W4	W3	W2	W1
772100	IN	IN	IN	IN
772102	IN	IN	IN	OUT
772104	IN	IN	OUT	IN
772106	IN	IN	OUT	OUT
772110	IN	OUT	IN	IN
772112	IN	OUT	IN	OUT
772114	IN	OUT	OUT	IN
772116	IN	OUT	OUT	OUT
772120	OUT	IN	IN	IN
772122	OUT	IN	IN	OUT
772124	OUT	IN	OUT	IN
772126	OUT	IN	OUT	OUT
772130	OUT	OUT	IN	IN
772132	OUT	OUT	IN	OUT
772134	OUT	OUT	OUT	IN
772136	OUT	OUT	OUT	OUT

* Denotes CS# address

MS301-YA/YE/YF



1-4-1793

JUMPERS

W1-W6 - out for PDP-11/04/34/34A

FAST ON CONNECTIONS

TF1	Back wire to	Boot ENA
TF2	Rev wire to	Boot SW
TF3	Shield	NC

* Connect with battery as follows

SWITCH S1 FUNCTIONS

- S1-1 Low ROM Enable**
 YA Must be on to enable diagnostics
 YE,YF Must be on to enable console emulator and diagnostics
- S1-2 Power-up Reboot Enable**
 YA,YB,YF
 ON S1-1, 3-10 determine power-up function.
 OFF Normal User power-up routine. (rap to 24 (S1-1, 3-10 are ignored))
- S1-3-10 ROM Address Switches**
 YA,YB,YF Switch values determine address that is loaded, with or without diagnostics, on power up.

M9301-YA/YB/YF - continued

S1 SWITCH SETTINGS


Function On Power Up	Diagnostics	Octal Code S1-3 - S1-10		
		YA	YB	YF
Watch through 24	YES NO	002 ▲	002 ▲	644 ▲
Console emulator	YES NO	000 030	000 220	000 002
Boot OL11	YES NO	050 652		564 300
Boot PL11	YES NO	600 662		704 706
Boot TK1	YES NO	440 442		144 146
Boot RP11	YES NO	400 470		040 042
Boot TX1	YES NO	636 640		544 540
Boot TA11	YES NO	624 626		
Boot TM11	YES NO	524 526		174 476
Boot PKB11	YES NO			052 064
Boot P-111				
RP04/05/06	YES NO			224 226
RG03/04	YES NO			440 442
IU16	YES NO			054 056

▲ 91-2-061 - Allowed use power up through 24.
S1-3-S1-10 are ground.

*Number M9301 has position

M9301 YA/YB/YF continued


EXAMPLE: Boot DL11 (YA) with no diagnostics



T 6-1796

1 = Switch OFF
0 = Switch ON

MS312



-4.1253

JUMPER CONFIGURATION FOR
PDP-11/04/34/34A

921 926 - 5,17

457 IN

WE OUT

204-0870 IN

```
W11  W12  OUT
```

M9301 TO M9S12 FAST ON CONVERSION

From M9301		To M9312	
3lk	1P1	Dlk	TP4
Ref.	1P2	Ref.	1P1
NC	TP3	NC	1P3

M3312 - continued

CONFIGURATION FOR POWER-UP/BOOT SWITCH FUNCTION

Console Emulator/Diagnostic ROM (P/N 23-248F1)

ROM Location	Diagnostics	51-3 through 10
F20	NO YES*	1-1 020

*Standard M3312 configuration.

BOOTSTRAP ROMS

ROM Location	Diagnostics	Total Code in 51-3 - 10		
		First Device All ROMs	Second Device 23-766A9 Only	Second Device 23-766A9 and 23-760A9 Only
1 (F20)	NO YES	004 006	050 052	034 036
2 (F20)	NO YES	204 206	250 252	234 236
3 (F20)	NO YES	404 406	450 452	434 436
4 (F20)	NO YES	604 606	650 652	634 636

ALL ROMS MUST BE
CONTINUOUSLY 14. NO
GAPS

(CONSOLE, CONSOLE, 6000, 6000)
(ROM 248F1, 248F1, 248F1)


MS312 - continued

EXAMPLE: Boot ROM location 2; first device, with diagnostics and power up boot enabled.

1 = ON 0 = OFF

OC151

OCB:



TK-1292

- | | | |
|---------|-----|--|
| S1-1 | ON | Genwide enhanced diagnostic ROM is addressed on a boot function. |
| | OFF | A device bootstrap ROM is addressed on a boot function. |
| S1-2 | ON | Enables power-up boot. |
| | OFF | Disables power-up boot. |
| S1-3-10 | | The high four switch positions controls which ROM location is addressed on power up or boot SW function. |

M9312 - continued

S1 Configuration Identification Without Removing M9312

1. Load and examine 773024. *(Continued from Page 172 - 773024 - 0000)*
2. Display - 168XYZ indicates S1 = ON
 - 173XYZ indicates S1 = OFF
3. Remaining total digits (XYZ) are converted to bits and associated to the on/off condition of S1-3 through S1-10.

XXX	YYY	Z Z	Z 1 - ON
S1 345	670	9 0	0 - OFF

ROM Identification Without Removing M9312

Perform one of the following two operations:

1. Run VAINDEC C2M92
2. Load and examine the following and compare data to table below:

1F20	775774	XXXXXXXX	C.P. Code
1F35	773000	XXXXXXXX	Power 1 Data
1F38	773200	XXXXXXXX	Power 2
1E34	773400	XXXXXXXX	Power 3
1E32	773600	XXXXXXXX	Power 4


XXXXXX	Code	P/N
040400	AO	20-248A9 - 20-248A9
041024	CI	20-791A9
042113	DA	20-7EEA9 - 20-7EEA9
042114	EL	20-7E1A9
042115	EM	20-7E2A9
042120	EP	20-7EEA9
042123	ES	20-759A9
042130	EX	20-750A9
042131	EY	20-811A9
048515	MM	23-757A9
048524	MI	23-758A9
050122	PR	23-760A9
177776	Continuation ROM of a multiple boot ROM	
XXX777	Bad - ROM or no ROM present	

M9312 - continued

RQM IDENTIFICATION

First Device	P/N	Second Device
Comptel Firmware	23-24071	
RTD*	23-751A9	
RK08/117	20-752A9	
RXC1	20-753A9	
RPO2/03	20-755A9	RP04/05/06, RMC2/03
RK08/115	20-758A9	TU55/56
LJ10/E10	23-757A9	
LJ10/E10,TS03	20-758A9	
RSC1/04	20-759A9	
PC05	23-760A9	DL11 A/W
TJ60	23-761A9	
RXC2	23-811A9	
TS07	23-764A9	

* Continuity of Data Can be used to determine if new RQM's exist by examining values.




ADDRESS AND VECTOR SELECTION

For standard console device address = 77750K
 vector = 06K

ADDRESS.

77400K - 77770K



VECTOR

1007 - 77K



10.1001

The last eight bits are determined by the address.

DL11 W - continued

DATA FORMAT

No. Bits	S4-1	S4-3	No. Stop Bits	S4-5
5	ON	ON	1	ON
6	ON	OFF	2	OFF
7	OFF	ON		
8	OFF	OFF		

PARITY

Disable	S4-6 ON	Odd	S4-2 ON
Disable	S4-6 OFF	Even	S4-2 OFF

TRANSMITTER

	S1-1	S1-2	S1-3	S1-5	S1-7
20 mA loop active**	ON	ON	OFF	OFF	ON
20 mA loop passive	OFF	OFF	ON	ON	OFF

RECEIVER

	S3-5	S3-7	S3-8	S3-9	S3-10
Active**	ON	OFF	ON	OFF	ON
Passive	OFF	ON	OFF	ON	OFF

PAPER TAPE READER ENABLE

	S1-4	S1-6	S1-8	S1-9	S1-10
Active**	ON	OFF	ON	OFF	ON
Passive	OFF	ON	OFF	ON	OFF

RCVR Error Bits

Break

Enable	S4-7 ON	Enable	S4-1 ON
Disable	S4-7 OFF	Disable	S4-1 OFF

** 5 wire data only.

** The most common configuration is with the DL11 W active and the terminal passive.

DL11-W – continued

BAUD RATE	XMIT		
	S4-10	S3-1	S3-4
110	ON	ON	ON
150	OFF	ON	ON
300	ON	OFF	OFF
600	ON	OFF	ON
1200	ON	ON	OFF
2400	OFF	OFF	OFF
4800	OFF	OFF	ON
9600	OFF	ON	OFF

BAUD RATE	RECEIVE		
	S3-2	S3-3	S3-5
110	OFF	ON	ON
150	ON	OFF	OFF
300	OFF	ON	ON
600	OFF	ON	OFF
1200	OFF	OFF	ON
2400	ON	ON	ON
4800	ON	ON	OFF
9600	ON	OFF	ON

LINE CLOCK

Address set for 11/1548

S5-9 S5-10


OFF ON Enable (SLU and LFC)
ON OFF Disable (SLU only)
ON ON DL11-W is line clock only. SLU
does not respond to any address.

NOTES


1. LFC must be disabled if SLU is other than console interface.
2. When using multiple DL11-W's, only one should have LFC enabled. R83 should be removed on all others.

DL11-Wr - continued


HCSE Console Address: 777560



RBUF Console Address: 777562



XCSR Console Address: 777564



XBUF Console Address: 777566



LKS Console Address: 777546

LKS



Rev 7 - 12/19/80

Rev 6 - 12/19/80

Rev 5 - 12/19/80

KK11-A CACHE *rev 2.26X* -11/34A-

- Direct mapping, 1K words
- Cache is installed in slot 3 if EP11-A is not present. If EP11-A is present, cache is installed in slot 5.

NOTE

Memory should be located between cache and all NPR devices.

CACHE RESPONSES TO HIT/MISS OPERATIONS

Mode	DMA Miss	DMA Hit	CPU Hit	CPU Miss
Read	Not Affected	Not Affected	Cache Read	Write Data Write Tag Write Valid
Read Bypass	Not Affected	Invalid state	Invalid state	Not Affected
Write Bypass	Not Affected	Invalid state	Invalid state	Not Affected
Write	Not Affected	Invalid state	Write Data Write Valid	Not Affected


When installing cache, compute ± 5 Vdc consumption for system modules to prevent overloading regulator capability.

NOTE

Total ± 5 Vdc consumption for the modules housed in the CPU backplane must not exceed 32 A.

KK11-A CACHE continued - 11/34A

CACHE MEMORY ERROR REGISTER 777744




CACHE CONTROL REGISTER 777746



CACHE MAINTENANCE REGISTER 777760



CACHE HIT REGISTER 777762



MEMORY MANAGEMENT

CAPABILITIES PROVIDED BY MEMORY MANAGEMENT

- Memory Size (words) 124 K max (plus 4 K for I/O)
- Address Space Virtual (16 bits)
Physical (16 bits)
- Modes of Operation Kernel and user
- Stack Pointers 2 (one per mode)
- Memory Relocation
 - Block 32-; words
 - Page length 1 to 128 blocks (32 to 4096 words)
 - No. of Pages 16 (8 per mode)
- Size of Relocatable Memory 32,768 words max (8 X 4096)
- Memory Protection No access
Read only
Read/write

CONSTRUCTION OF A PHYSICAL ADDRESS




FIG. 122

MEMORY MANAGEMENT - continued

-11/34/34A-

Virtual Address Range	Kernel Addresses		User Addresses	
	PAR	PDR	PAR	PDR
0-17776	772240	772300	777640	777670
18000-27776	772242	772302	777642	777672
28000-37776	772244	772304	777644	777674
38000-47776	772246	772306	777646	777676
48000-57776	772250	772310	777650	777680
58000-67776	772252	772312	777652	777682
68000-77776	772254	772314	777654	777684
78000-87776	772256	772316	777656	777686


To calculate a relocation constant:

1. A page may start on any 32-bit word boundary.
2. To obtain desired starting physical address.
3. Shift right six places.
4. The remaining 12 bits are the relocation constant used in the PAR.

Example

If PAR 01611111 address range 000000-077776 should point to physical address 100000 then


STARTING PHYSICAL ADDRESS




TK-1259

MEMORY MANAGEMENT - continued 11/34/34A


PAGE ADDRESS REGISTER (PAR)




PAGE DESCRIPTOR REGISTER (PDR)



STATUS REGISTER 0 (SR0) 777577



STATUS REGISTER 2 (SR2) 777576



MEMORY MANAGEMENT – continued -11/34/34A-


Physical Bank	Physical Address	Relocation Constant
Page 0 0K	000000-077776	0000
1 08K	080000-0F7776	0800
2 112K	140000-1F7776	0400
3 116K	180000-1F7776	0600
4 120K	200000-2F7776	1000
5 124K	240000-2F7776	1200
6 128K	280000-2F7776	1400
7 132K	320000-2F7776	1600
10 136K	360000-3F7776	2000
11 140K	400000-3F7776	2200
12 144K	440000-3F7776	2400
13 148K	480000-3F7776	2600
14 152K	520000-3F7776	3000
15 156K	560000-3F7776	3200
16 160K	600000-3F7776	3400
17 164K	640000-3F7776	3600
20 168K	680000-4F7776	4000
21 172K	720000-4F7776	4200
22 176K	760000-4F7776	4400
23 180K	800000-4F7776	4600
24 184K	840000-5F7776	5000
25 188K	880000-5F7776	5200
26 192K	920000-5F7776	5400
27 196K	960000-5F7776	5600
30 200K	1000000-6F7776	6000
31 204K	1040000-6F7776	6200
32 208K	1080000-6F7776	6400
33 212K	1120000-6F7776	6600
34 216K	1160000-7F7776	7000
35 220K	1200000-7F7776	7200
36 224K	1240000-7F7776	7400
37 228K	1280000-7F7776	7600

11/24. P34. 31166. 1477203
 3/27/72 12294 - ... 55089
 (3/27/72 1000/2500)


CURRENT DISTRIBUTION

-10-1/2 inch Box-

BA11-K



10 1/2 INCH BOX FOR PDP-11/34A



TK 1399

NOTE

Any time H7441's are in the system, you must use power distribution board 54-10964-YA-1.

BACKPLANE JUMPER CONFIGURATION

MOUNTING BOX TYPE	CPU BACKPLANE JUMPERS			EXPANDER BACKPLANE JUMPERS		
	+15 B	+15 B	+5 B	+15 B	+15 B	+5 B
BA11-L with BBU	OUT	OUT	OUT	---	---	---
BA11-L without BBU	OUT	OUT	OUT	---	---	---
▲ BA11-K without BBU	IN	IN	IN	IN	IN	IN
■ BA11-KA with BBU	OUT	OUT	OUT	OUT	OUT	OUT
■ BA11-KA without BBU	IN	IN	IN	IN	IN	OUT
■ 11/34's with P11-AU	IN	IN	IN	IN	IN	OUT

- ▲ With power distribution board 54-1086A,
- With power distribution board 54-1086A-YA-1,

NOTE

For more detailed information on backplane jumper configuration, refer to Section 2 of PDP-11/34A Power System Description Manual IEC-1134A-TM-003i.

MODIFIED UNIBUS PIN ASSIGNMENTS

Pin	Signal
AA1	BUS INIT L
AA2	POWER (+5 V)
AB1	BUS INTR L
AE2	TEST POINT
AC1	BUS D00 L
AC2	GROUND
AD1	BUS D02 L
AD2	BUS D01 L
AE1	BUS D04 L
AE2	BUS D03 L
AF1	BUS D06 L
AF2	BUS D05 L
AH1	BUS D08 L
AH2	BUS D07 L
AJ1	BUS D10 L
AJ2	BUS D09 L
AK1	BUS D12 L
AK2	BUS D11 L
AL1	BUS D14 L
AL2	BUS D13 L
AM1	BUS PA L
AM2	BUS D15 L
AN1	P1
AN2	BUS PB L
AP1	P0
AP2	BUS DBSY L
AR1	BAT BACKUP +15 V
AR2	BUS SACK L
AS1	BAT BACKUP -15 V
AS2	BUS NPE L
AT1	GROUND
AT2	BUS EH 7 L
AV1	+20 V
AV2	-20 V

MODIFIED UNIBUS PIN ASSIGNMENTS - continued

Pin	Signal
BA1	CACHE HIT L
BA2	POWER 1.5 V
BU1	SPARE
BB2	TEST POINT
BU1	BUS BR 6 L
BU2	GROUND
BD1	BAT BACKUP -5 V
BD2	BR 4 L
BE1	INT SSYN
BE2	PAR D=1
BF1	BUS ACLO L
BF2	BUS COLD L
BH1	BUS AD1 L
BH2	BUS AD3 L
BJ1	BUS AD3 L
BJ2	BUS AD2 L
BK1	BUS AD5 L
BK2	BUS AD4 L
BL1	BUS AD7 L
BL2	BUS AD6 L
BM1	BUS AD9 L
BM2	BUS AD8 L
BN1	BUS A11 L
BN2	BUS A10 L
BP1	BUS A13 L
BP2	BUS A12 L
DP1	BUS A15 L
DP2	BUS A14 L
BS1	BUS A17 L
BS2	BUS A16 L
BT1	GROUND
BT2	BUS C1 L
BU1	BUS SSYN L
BU2	BLG CD 1
3V1	BLG MSYN L
3V2	-5 V

NOTES

NOTES

