

MM11-E

CORE MEMORY MANUAL

**MM11-E CORE MEMORY MANUAL
DEC-11-HR3A-D**

Copyright© 1970 by Digital Equipment Corporation

The material in this manual is for informational
purposes and is subject to change without notice.

The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

DEC	PDP
DIGITAL	FOCAL
FLIP-CHIP	COMPUTER LAB
UNIBUS	

CONTENTS

Chapter		Page	Chapter		Page
CHAPTER 1 INTRODUCTION			CHAPTER 3 MAINTENANCE		
1.1	SCOPE	1-1	3.1	INTRODUCTION	3-1
1.2	INTRODUCTION	1-1	3.2	ADJUSTMENTS	3-1
1.3	GENERAL DESCRIPTION	1-1	3.2.1	Equipment Required	3-1
1.3.1	Core Array	1-1	3.2.2	Initial Procedures	3-1
1.3.2	Memory Control	1-1	3.2.3	Voltage Reference Adjustment	3-1
1.3.3	Address Selection	1-1	3.2.4	Voltage Slice Adjustment	3-1
1.3.4	Inhibit Drivers	1-1	3.2.5	Strobe Adjustment	3-2
1.3.5	Sense Amplifiers	1-1	3.3	MAINTENANCE	3-2
1.3.6	Data Register	1-1	CHAPTER 4 MM11-E ENGINEERING DRAWINGS		
1.3.7	Switches and Drivers	1-2	ILLUSTRATIONS		
1.3.8	Current Generator	1-2			
1.3.9	G103 Levels and Gates Module	1-2			
1.4	BASIC MEMORY OPERATIONS	1-2	Figure No.	Title	Art No. Page
1.4.1	Data In (DATI) Cycle	1-2	2-1	Three-Wire Memory Configuration	11-0079 2-1
1.4.2	Data In, Pause (DATIP) Cycle	1-2	2-2a	Three-Wire 3D Memory, Four Mats Shown for a 16-Word – 4-Bit Memory	11-0088A 2-2
1.4.3	Data Out (DATO) Cycle	1-2	2-2b	Hysteresis Loop for Core	11-0088B 2-2
1.4.4	Data Out, Byte (DATOB) Cycle	1-2	2-3	Core Orientation	2-3
CHAPTER 2 THEORY OF OPERATION			2-4	Sense Inhibit Windings	2-3
2.1	INTRODUCTION	2-1	2-5	X-Y Windings	2-4
2.2	CORE ARRAY	2-1	2-6	Word Size Variation	2-4
2.3	MEMORY OPERATION	2-1	2-7	8-by-8 Address Selection, Simplified Schematic	11-0087 2-4
2.4	X-AND Y-LINE SELECTION	2-4	2-8	X-Line Decoding	11-0086 2-5
2.5	DRIVERS AND SWITCHES	2-6	2-9	Pin Number Relationship	11-0085 2-6
2.6	CURRENT GENERATOR	2-7</			

ENGINEERING DRAWINGS

Drawing No.	Title	Page
D-BS-MM11-E-02	Magnetics, Logic Diagram	4-2
D-BS-MM11-E-03	Core Memory Stack (X Drive) (2 sheets)	4-3
D-BS-MM11-E-04	Core Memory Sense & Inhibit (4 sheets)	4-5
D-BS-MM11-E-05	Control & Timing (2 sheets)	4-9
D-IC-MM11-E-09	I/O Connectors	4-11
D-MU-MM11-E-06	Module Utilization	4-12
D-TD-MM11-E-08	Timing & Flow	4-13
C-CS-G103-0-1	Memory Levels and Gates, G103	4-14
C-CS-G616-0-1	Planar Stack Board 1, G616	4-14
D-CS-G226-0-1	X-Y Decoder Switch, G226	4-15
D-CS-G102-0-1	Sense Inhibit-Card, G102	4-16
B-CS-M109-0-1	Device Select Module, M109	4-17
D-CS-M729-0-1	MM11-E Control Logic, M729	4-18
C-CS-G225-0-1	X & Y Current Generator	4-19

TABLES

Table No.	Title	Page
2-1	Address Functions	2-5
2-2	Read and Write Function	2-7
2-3	Selection of Memory Operation	2-8
3-1	Core Memory Adjustments	3-1
3-2	MM11-E Troubleshooting Guide	3-2
4-1	MM11-E Engineering Drawing List	4-1

CHAPTER 1

INTRODUCTION

1.1 SCOPE

This manual provides the user with theory of operation and logic diagrams necessary to understand and maintain the MM11-E Read/Write Core Memory. The level of discussion assumes that the reader is familiar with basic digital computer theory. Both general and detailed descriptions of the core memory are included.

Although memory control signals and data pass through the Unibus®, it is beyond the scope of this manual to describe the operation of the Unibus itself. A detailed description of the Unibus is presented in the PDP-11 Unibus Interface Manual, DEC-11-HIAA-D.

A complete set of engineering logic drawings is shipped with each core memory. In addition, a set of reduced drawings is included in this manual. If there is any discrepancy between the drawings in this manual and the drawings supplied with the core memory, the drawings furnished with the memory take precedence because they reflect the specific unit delivered to the customer.

This manual is divided into three major sections:

- a.* Introduction
- b.* Theory of operation
- c.* Adjustment and maintenance procedures

1.2 INTRODUCTION

The MM11-E is a 16-bit, 4096-word (4K), read/write core memory designed for the PDP-11. The Unibus concept is used by the PDP-11 System; thus, the central processor does not contain an integral memory. The memory used by the system is an external device and is connected to the processor through the bus interface. The core memory functions as a true peripheral and is compatible with all PDP-11 Systems. It is normally used as the basic memory unit in any system that requires a large core memory.

1.3 MM11-E GENERAL DESCRIPTION

The standard PDP-11 core memory, designated MM11-E, is a random-access, coincident-current, magnetic read/write core memory; cycle time is 1.2 μ s and access time is 500 ns. The memory comprises ferrite cores wired in a 3-D, 3-wire, planar configuration. The basic unit can store up to 4096 (4K) 16-bit words. The memory can be expanded up to 28K words in 4K increments. The hard-wired address that selects the memory for use as an external device is preselected by the user simply by moving appropriate jumpers on a logic card.

The Unibus concept of PDP-11 System requires that a master/slave relationship exist between the processor and an external device or between two different external devices. Although many devices can function as either master or slave, the core memory always functions as a slave, whether the controlling unit is the processor or another peripheral. The core memory can never function as bus master.

The basic functional components of the core memory are briefly described in the following paragraphs.

®Unibus is a registered trademark of Digital Equipment Corporation.

1.3.1 Core Array

The ferrite core array consists of 16 core mats, each wired in a 64-by-64 matrix. This arrangement provides a total of 4096 16-bit words of data and/or program storage. The cores are connected by three wires. An X and a Y line are used for individual core selection. The third line is a shared sense/inhibit line. There is a separate sense/inhibit line for each mat. This single line can function as either a read or write line due to the method of wiring and the control logic circuits.

1.3.2 Memory Control

Memory control circuits acknowledge the requests of the master device, determine which of the four basic operations is to be performed, and set up the appropriate timing and logic sequences to perform the desired read or write operations. The memory control logic also transfers data to or from the Unibus as required.

1.3.3 Address Selection

The core memory receives an 18-bit address from the master device. The address is decoded to determine if the memory is the selected device

(DATI) mode. The register is also used to shift data from the Un

CHAPTER 2




Figure 2-2a. Three-Wire 3D Memory, Four Mats Shown for a 16-Word - 4-Bit Memory




Figure 2-2b. Hysteresis Loop for Core

All X and Y windings are arranged in





Table 2





When a read operation is selected, the

Operation of the current generator is triggered by

When the write cycle begins, an inhibit signal is applied to an

CHAPTER 3





CHAPTER

