

IDENTIFICATION

PRODUCT CODE: AC-F627A-MC
PRODUCT NAME: CKKUAA0 11/44 UBI MAP
DATE CREATED: OCT 1979
MAINTAINER: DIAGNOSTIC ENGINEERING
AUTHORS: JOHN W. CIUKAJ

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS THAT MAY APPEAR IN THIS MANUAL.

THE SOFTWARE DESCRIBED IN THIS DOCUMENT IS FURNISHED TO THE PURCHASER UNDER A LICENSE FOR USE ON A SINGLE COMPUTER SYSTEM AND CAN BE COPIED (WITH INCLUSION OF DIGITAL'S COPYRIGHT NOTICE) ONLY FOR USE IN SUCH SYSTEM, EXCEPT AS MAY OTHERWISE BE PROVIDED IN WRITING BY DIGITAL.

DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL.

COPYRIGHT (C) 1979 BY DIGITAL EQUIPMENT CORPORATION

HISTORY SECTION

PRJAAO WAS RELEASED OCT 1979

TABLE OF CONTENTS

1)	ABSTRACT	

2)	REQUIREMENTS	

	2.1 EQUIPMENT	
	2.2 STORAGE	
	2.3 PRELIMINARY PROGRAMS	
3)	LOADING PROCEDURE	

	3.1 METHOD	
4)	STARTING PROCEDURE	

	4.1 STARTING ADDRESS	
	4.2 PROGRAM AND OPERATOR ACTION	
	4.3 SPECIAL STARTING PROCEDURE	
5)	OPERATING PROCEDURE	

	5.1 OPERATIONAL SWITCH SETTINGS	
	5.2 SUB-ROUTINE ABSTRACTS	
	5.3 RUNNING UNDER APT	
6)	ERRORS	

	6.1 ERROR HALTS AND DESCRIPTION	
	6.2 ERROR RECOVERY	
	6.3 SAMPLE ERROR MESSAGES	
7)	RESTRICTIONS	

	7.1 STARTING RESTRICTIONS	
	7.2 OPERATING RESTRICTIONS	
8)	MISCELLANEOUS	

	8.1 EXECUTION TIME	
	8.2 ADDRESS GENERATION IN THE PDP-11/44	
9)	PROGRAM DESCRIPTION	

1. ABSTRACT

THIS PROGRAM IS DESIGNED TO BE RUN ON A PDP11/44 ON WHICH THE CPU, CACHE (IF APPLICABLE), AND MEMORY MANAGEMENT DIAGNOSTIC PROGRAMS HAVE BEEN RUN. THE PROGRAM WILL DETECT ALL ERRORS THAT ORIGINATE WITH THE MAP BOX AND PROVIDE LOOPING CAPABILITIES SO THAT THE FIELD SERVICE ENGINEER CAN VERIFY THE FAILURES. THERE MAY BE SOME CASES, SUCH AS THE CACHE REGISTER DATA PATH, AND CACHE MEMORY DATA PATH, WHERE INTERACTION BETWEEN MODULES PROHIBITS CLOSE ISOLATION, BUT THE FAILING FUNCTION WILL BE CALLED OUT SO THE FIELD SERVICE ENGINEER CAN COMPLETE THE ISOLATION PROCESS.

IF THE PROGRAM CATCHES AN ERROR IN AN EARLY TEST AND IS ALLOWED TO CONTINUE RUNNING THROUGH THE LATER TESTS THE ERROR INDICATIONS FROM THOSE LATER TESTS MAY BE INVALID. THIS IS DUE TO THE STRUCTURE OF THE PROGRAM, WHICH ASSUMES THAT ALL AREAS TESTED PRIOR TO THE CURRENT TEST ARE FUNCTIONING PROPERLY.

THE ERROR TYPE OUTS WILL BE IN TABLE FORMAT, WITH A MESSAGE INDICATING THE CLASS OF ERROR, A HEADER IDENTIFYING EACH COLUMN AND A REPORT OF ALL PERTINENT DATA. WHEN THE TEST CAN PRODUCE MORE THAN ONE ERROR CONDITION, A SUMMARY OF ERRORS WILL BE GIVEN AT THE END OF THAT TEST CONSISTING OF: THE LOGICAL 'AND' AND 'OR' OF THE DATA PREVIOUSLY REPORTED AND THE NUMBER OF ERRORS IN THIS TEST.

(SEE SECTION 6.3 FOR AN EXAMPLE OF THE ERROR TYPEOUTS.)

2. REQUIREMENTS

2.1 EQUIPMENT

THE BASIC PDP-11/44 COMPUTER, INCLUDING THE CPU, CACHE, MEMORY MANAGEMENT, AND AN LA-70 OR EQUIVALENT DEVICE FOR ERROR MESSAGES.

2.2 STORAGE

THIS PROGRAM WILL REQUIRE 8K TO LOAD BUT WILL UTILIZE ALL EXISTING CORE FOR A DUAL ADDRESSING TEST OF MEMORY FROM THE UNIBUS.

PRELIMINARY PROGRAMS

THE CPU, CACHE (IF APPLICABLE), AND MEMORY MANAGEMENT DIAGNOSTICS SHOULD BE RUN BEFORE THIS PROGRAM. THE MEMORY DIAGNOSTIC SHOULD AT LEAST, MAKE A QUICK VERIFY OF THE AREA OF MEMORY THIS PROGRAM WILL LOAD AND RUN IN.

3. LOADING PROCEDURE

3.1 METHOD.

THIS PROGRAM CAN BE LOADED FROM ANY DEVICE THAT IS SUPPORTED BY XXDP AND SHOULD BE LOADED USING THE XXDP PROCEDURE FOR THAT DEVICE.

4. STARTING PROCEDURE

4.1 STARTING ADDRESS

PROGRAM STARTS AT ADDRESS 200

4.2 PROGRAM AND/OR OPERATOR ACTION

PROGRAM WILL IDENTIFY ITSELF AND AT THE END OF EACH PASS WILL INDICATE THE TOTAL NUMBER OF ERRORS OCCURRING ON THAT PASS.

4.3 SPECIAL STARTING PROCEDURE

IF IT APPEARS THAT THE CACHE IS CAUSING SOME TROUBLE AND YOU STILL WANT TO RUN THIS PROGRAM, IT IS POSSIBLE TO RUN WITH THE CACHE DISABLED. SIMPLY LOAD THE CACHE CONTROL REGISTER (17777746) WITH THE DESIRED NUMBER. THEN LOAD THE PC (17777707) WITH THE STARTING ADDRESS (200) AND PRESS 'CONTINUE'. THE PROGRAM WILL NOW RUN NORMALLY EXCEPT THAT CERTAIN TESTS WILL BE SKIPPED SINCE THE CACHE IS DISABLED. THIS FACT IS INDICATED IN THE ABSTRACT OF EACH TEST THAT CHECKS THE CACHE CONTROL REGISTER.

DEFINITION OF THE BITS IN THE CACHE CONTROL REGISTER:

BIT00 -DISABLE TRAPS
BIT02 -FORCE MISS ON READ,WHERE ADDRESS BIT 12 IS 0
BIT03 -FORCE MISS ON READ,WHERE ADDRESS BIT 12 IS 1
BIT09 -UNCONDITIONAL CACHE BYPASS

5. OPERATING PROCEDURE

5.1 OPERATIONAL SWITCH SETTINGS

SW15	1=	HALT ON ERROR
SW14	1=	LOOP ON TEST
SW13	1=	INHIBIT ERROR TYPEOUTS
SW12	1=	INHIBIT TRACE TRAP
SW11	1=	INHIBIT ITERATIONS
SW10	1=	BELL ON ERROR
SW09	1=	LOOP ON ERROR
SW08	1=	LOOP ON TEST IN SWR<05:00>
SW07	1=	INHIBIT MULTIPLE ERROR TYPE OUTS
SW06	1=	SELECT CACHE TESTS. THIS IS USED FOR MFG. QUICK VERIFY STATION AND CAN BE SELECTED BY APT SCRIPTING. THESE TESTS ASSUME THAT ALL MODULES EXCEPT UBI MODULE ARE KNOWN GOOD.

5.2 SUB-ROUTINE ABSTRACTS

ALL SUBROUTINE ABSTRACTS APPEAR IN THE CODE BEFORE THEIR EXPANSION AND IN THE DOCUMENT THAT IMMEDIATELY FOLLOWS THIS. BELOW IS A LIST OF THE SUBROUTINE TITLES.

5.2.1 MACRO LIBRARY SUBROUTINES (FOUND IN MOST PROGRAMS)

SCOPE HANDLER ROUTINE
 ERROR HANDLER ROUTINE
 ERROR MESSAGE TYPE OUT ROUTINE
 CONVERT 16-BIT VIRTUAL ADDRESSES TO 22-BIT PHYSICAL ADDRESSES
 SAVE AND RESTORE R0-R5 ROUTINES
 TYPE ROUTINE
 BINARY TO OCTAL (ASCII) AND TYPE
 CONVERT BINARY TO DECIMAL AND TYPE ROUTINE
 TRAP DECODER
 POWER DOWN AND UP ROUTINES
 DOUBLE LENGTH BINARY TO OCTAL ASCII CONVERT ROUTINE
 END OF PASS ROUTINE

5.2.2 SUBROUTINES UNIQUE TO THIS PROGRAM

TURN OFF AND SAVE T-BIT
 RESTORE T-BIT TO ITS PREVIOUS CONDITION
 SUBROUTINE TO LOG AND REPORT TIMEOUTS OF MAP REGISTERS
 SUBROUTINE TO REPORT MAP REGISTERS THAT WILL NOT HOLD ZERO
 SUBROUTINE TO REPORT DUAL ADDRESSING WHEN LOADING A MAP REGISTER
 SUBROUTINE TO REPORT COUNT PATTERN ERRORS IN MAP REGISTERS
 SUBROUTINE TO REPORT COUNT PATTERN ERRORS ON UNIBUS DATA PATH
 SUBROUTINE TO REPORT COUNT PATTERN ERRORS IN CACHE REGISTERS

5.2.3 TRAP AND ABORT HANDLER ROUTINES

CPU TRAP HANDLER ROUTINE
 CACHE TRAPS AND ABORTS HANDLER ROUTINE
 MEMORY MANAGEMENT TRAPS AND ABORTS HANDLER ROUTINE

5.3 RUNNING UNDER APT

THE EXECUTION TIMES PROVIDED IN THE APT SCRIPT THAT FOLLOWS
ARE FOR EXECUTION WITH A 11/44 PROCESSOR, CACHE,
16K CORE MEMORY, AND 300 BAUD.

THE FOLLOWING IS A PROGRAM LOAD FILE USED BY APT:

1. E TABLE 'A' IS USED FOR APT DUMP MODE.
A. IN ADDITION TO NORMAL CPU DIAGNOSTIC TESTS THIS TABLE WILL
SELECT THE OPTIONAL CACHE TESTS. (\$SWREG=100)
AND INHIBIT ITERATIONS (\$SWREG=4000)
2. E TABLE 'B' IS USED FOR APT QV MODE WHILE RUNNING ON A
MANUFACTURING QV STATION.
IT ACCOMPLISHES WHAT E TABLE 'A' DOES BUT ADDITIONALLY
SUPPRESSES TYPEOUTS. (\$ENVN 240)
3. E TABLE 'C' IS USED FOR APT QV OR RUNTIME MODES WHILE RUNNING
ON SYSTEMS OTHER THAN MFG. QV STATIONS. THIS TABLE DESELECTS
THE OPTIONAL CACHE TESTS.

	1ST PASS RUN TIME 10	LONGEST TEST TIME 5	ADDITIONAL RUN TIME 0	
.....		E TABLES		
E-MODE/S-MODE (\$ENVN/\$ENV)		A 200/000	B 240/001	C 240/001
SWITCH REGISTER 1 (\$SWREG)		004100	0004100	004000
SWITCH REGISTER 2 CPU TYPE/OPTIONS		000000 00/0000	000000 00/0000	000000 00/0000

6. ERRORS

6.1 ERROR HALTS AND DESCRIPTION

WHEN AN ERROR IS DETECTED AN 'ERROR' (EMT) INSTRUCTION IS EXECUTED AND THE 'ERROR HANDLER ROUTINE' CHECKS THE SWITCH REGISTER FOR MODE SELECTED.

THE PROGRAM WILL:

HALT ON ERROR	IF SW15=1
INHIBIT ERROR TYPE OUT	IF SW13=1
RING BELL ON ERROR	IF SW10=1
LOOP ON ERROR	IF SW9=1

6.2 ERROR RECOVERY

IF SW09=1, THE PROGRAM WILL LOOP BACK TO THE POINT WHERE THE INSTRUCTION THAT CAUSED THE ERROR WAS EXECUTED, WITHOUT ALLOWING ANY OF THE CONDITIONS TO CHANGE. THIS WILL PROVIDE THE TIGHTEST POSSIBLE SCOPE LOOP. IF SW09=0, EACH ERROR WILL BE REPORTED AND LOGGED AND, AT THE END OF EACH TEST, A SUMMARY OF ALL ERRORS OCCURRING IN THAT TEST WILL BE PROVIDED. THE SUMMARY CONSISTS OF THE LOGICAL AND AND OR OF THE ADDRESS AND/OR DATA THAT WAS WRONG.

6.3 SAMPLE ERROR TYPE OUTS

SEE 'ERRRTB:' FOR SAMPLE ERROR TYPEOUTS.

6.3.1 MULTIPLE TYPE ERRORS

THE FOLLOWING REGISTERS TIMED OUT WHEN REFERENCED

REG.ADR	TESTNO	ERRORPC
170210	000001	015226
170212	000001	015232
170214	000001	015232
170216	000001	015232
170230	000001	015232
170232	000001	015232
170234	000001	015232
170236	000001	015232
170250	000001	015232
170252	000001	015232
170254	000001	015232
170256	000001	015232
170270	000001	015232
170272	000001	015232
170274	000001	015232
170276	000001	015232
170310	000001	015232
170312	000001	015232

170314	000001	015232
170316	000001	015232
170330	000001	015232
170332	000001	015232
170334	000001	015232
170336	000001	015232
170350	000001	015232
170352	000001	015232
170354	000001	015232
170356	000001	015232
170370	000001	015232
170372	000001	015232
170374	000001	015232
170376	000001	015232

SUMMARY OF MAP REGISTERS THAT TIMED OUT ON READ

REGADRS REGADRS

'OR'	'AND'	#ERRORS	TESTNO	ERRORPC
170376	170210	32	000001	010530

RESTRICTIONS

2.1 STARTING RESTRICTIONS

NONE

2.2 OPERATING RESTRICTIONS

NONE

8. MISCELLANEOUS

8.1 EXECUTION TIME

THE RUN TIME FOR A SINGLE PASS WITH NO ITERATIONS IS
APPROXIMATELY 10 SECONDS.

8.2 ADDRESS GENERATION IN THE PDP-11/44

THE FOLLOWING IS AN EXAMPLE OF HOW A MEMORY ADDRESS
IS GENERATED BY THE UNIBUS MAP. THIS ASSUMES THAT
THE ADDRESS ORIGINATES IN THE CPU BUT THE PROCESS CAN
APPLY TO ANY UNIBUS ADDRESS, STARTING AT LINE C2.

A. VIRTUAL ADDRESS	15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
A1. PAGE NUMBER (0-7)	15 14 13
A2. OFFSET	12 11 10 09 08 07 06 05 04 03 02 01 00
B. P.A.R.[PAGE NO.] +	15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
C. PHYSICAL ADDR.	21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
C1. 17XXXXXX=> U.B.ADR.	21 20 19 18
C2. MAPPING REG.NO.(0-36)	17 16 15 14 13
C3. OFFSET	12 11 10 09 08 07 06 05 04 03 02 01 00
D. MAP REG.[NO.] +	21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01
E. PHYSICAL ADDR.	21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

DESCRIPTION OF LINES:

A: VIRTUAL ADDRESS (16 BITS)

A1: UPPER 3 BITS OF VIRTUAL ADDRESS, USED TO
SELECT A PAGE ADDRESS REGISTER (PAR)
A2: LOWER 13 BITS OF VIRTUAL ADDRESS, ADDED TO
SELECTED PAR

B: PAGE ADDRESS REGISTER (16 BITS), IN ADDITION PROCESS THIS GETS
LEFT SHIFTED 6 BITS BEFORE ADDITION TO A2

</

9. PROGRAM DESCRIPTION

THE ASSEMBLED LISTING, CKKUAA0.SEQ, HAS A PARAGRAPH DESCRIBING
EACH OF THE TESTS. THE PARAGRAPH WILL INDICATE IF THE TEST IS
RUN CONDITIONALLY ON THE STATUS ON THE CACHE CONTROL REGISTER.

END

219

```

.TITLE CKKUAAO 11/44 UBI MAP
;*COPYRIGHT (C) OCT 1979
;*DIGITAL EQUIPMENT CORP.
;*MAYNARD, MASS. 01754
;*
;*PROGRAM BY JOHN W. CIUKAJ
;*
;*THIS PROGRAM WAS ASSEMBLED USING THE PDP-11 MAINDEC SYSMAC
;*PACKAGE (MAINDEC-11-DZQAC-A5).
;*

```

220

```

.SBTTL OPERATIONAL SWITCH SETTINGS

```

```

;*
;*      SWITCH      USE
;*      -----
;*      15          HALT ON ERROR
;*      14          LOOP ON TEST
;*      13          INHIBIT ERROR TYPEOUTS
;*      12          INHIBIT TRACE TRAP
;*      11          INHIBIT ITERATIONS
;*      10          BELL ON ERROR
;*      9           LOOP ON ERROR
;*      8           LOOP ON TEST IN SWR<5:0>
;*      7           INHIBIT MULTIPLE ERROR TYPEOUTS
;*      6           SELECT CACHE-CIS TESTS

```

221

222

```

.SBTTL BASIC DEFINITIONS

```

```

001100      ;*INITIAL ADDRESS OF THE STACK POINTER *** 1100 ***
001100      STACK= 1100          ;;FIRST ADDRESS OF THE STACK
000700      KERSTK= STACK        ;;KERNEL STACK
000600      SUPSTK= STACK-200    ;;SUPERVISOR STACK
104000      USESTK= STACK-300    ;;USER STACK
000004      ERROR=EMT
177776      PS      177776      ;;PROCESSOR STATUS WORD
177776      PSW=PS
177774      STKLM= 177774      ;;STACK LIMIT REGISTER
177772      PIRQ= 177772      ;;PROGRAM INTERRUPT REQUEST REGISTER
000000      ;SWR= 177570      ;;** SWITCH REGISTER
000000      ;DISPLAY=SWR      ;;**

```

```

;*MISCELLANEOUS DEFINITIONS

```

```

000011      HT= 11          ;;CODE FOR HORIZONTAL TAB
000012      LF= 12          ;;CODE LINE FEED
000015      CR= 15          ;;CODE CARRIAGE RETURN
000200      CR.LF= 20
```

BASIC DEFINITIONS

000000	R10=R0
000001	R11=R1
000002	R12=R2
000003	R13=R3
000004	R14=R4
000005	R15=R5
000006	SP=R6
000006	KSP=SP
000006	SSP=SP
000006	USP=SP
000007	PC=R7

;*PRIORITY LEVEL DEFINITIONS

000000	PR0=	0	::PRIORITY LEVEL 0
000040	PR1=	40	::PRIORITY LEVEL 1
000100	PR2=	100	::PRIORITY LEVEL 2
000140	PR3=	140	::PRIORITY LEVEL 3
000200	PR4=	200	::PRIORITY LEVEL 4
000240	PR5=	240	::PRIORITY LEVEL 5
000300	PR6=	300	::PRIORITY LEVEL 6
000340	PR7=	340	::PRIORITY LEVEL 7

;*SWITCH REGISTER SWITCH DEFINITIONS

100000	SW15=	100000
040000	SW14=	40000
020000	SW13=	20000
010000	SW12=	10000
004000	SW11=	4000
002000	SW10=	2000
001000	SW09=	1000
000400	SW08=	400
000200	SW07=	

BASIC DEFINITIONS

```

000000 BIT09= 1000
000400 BIT08= 400
000200 BIT07= 200
000100 BIT06= 100
000040 BIT05= 40
000020 BIT04= 20
000010 BIT03= 10
000004 BIT02= 4
000002 BIT01= 2
000001 BIT00= 1
001000 BIT9=BIT09
000400 BIT8=BIT08
000200 BIT7=BIT07
000100 BIT6=BIT06
000040 BIT5=BIT05
000020 BIT4=BIT04
000010 BIT3=BIT03
000004 BIT2=BIT02
000002 BIT1=BIT01
000001 BIT0=BIT00

```

```

000004 ;*BASIC "CPU" TRAP VECTOR ADDRESSES
ERRVEC= 4 ;:TIME OUT AND OTHER ERRORS
000010 RESVEC= 10 ;:RESERVED AND ILLEGAL INSTRUCTIONS
000014 TBITVEC=14 ;:T' BIT
000014 TRTVEC= 14 ;:TRACE TRAP
000014 BPTVEC= 14 ;:BREAKPOINT TRAP (BPT)
000020 IOTVEC= 20 ;:INPUT/OUTPUT TRAP (IOT) **SCOPE**
000024 PWRVEC= 24 ;:POWER FAIL
000030 EMTVEC= 30 ;:EMULATOR TRAP (EMT) **ERROR**
000034 TRAPVEC=34 ;:TRAP" TRAP
000060 TKVEC= 60 ;:TTY KEYBOARD VECTOR
000064 TPVEC= 64 ;:TTY PRINTER VECTOR
000114 CACHVEC=114 ;:CACHE ERROR INTERRUPT VECTOR
000240 PIQVEC=240 ;:PROGRAM INTERRUPT REQUEST VECTOR
000250 MMVEC= 250 ;:MEMORY MANAGEMENT VECTOR

```

.SBTTL CACHE REGISTER DEFINITIONS

```

177740 LOADRS - 177740 ;:LOWER 16 BITS OF ADDRESS THAT CAUSED ERROR
177742 HIADRS = 177742 ;:UPPER SIX BITS OF ADDRESS THAT CAUSED ERROR
177744 MEMERR = 177744 ;:CACHE ERROR REGISTER
177746 CONTRL = 177746 ;:MEMORY CONTROL REGISTER
177750 MAINT - 177750 ;:MEMORY MAINTENANCE REGISTER
177752 HITMIS - 177752 ;:HIT MISS REGISTER "1" IMPLIES HIT IN CACHE

```

.SBTTL CPU REGISTER DEFINITIONS

```

177760 SIZELO =
```

::THE TRAP TO ERRVEC (000004)

.SBTTL MEMORY MANAGEMENT DEFINITIONS

; *MEMORY MANAGEMENT STATUS REGISTER ADDRESSES

177572	MMR0=	177572
177574	MMR1=	177574
177576	MMR2=	177576
172516	MMR3=	172516
177572	SR0=	MMR0
177574	SR1=	MMR1
177576	SR2=	MMR2
172516	SR3=	MMR3

; *USER 'I' PAGE DESCRIPTOR REGISTERS

177600	UIPDR0=	177600
177602	UIPDR1=	177602
177604	UIPDR2=	177604
177606	UIPDR3=	177606
177610	UIPDR4=	177610
177612	UIPDR5=	177612
177614	UIPDR6=	177614
177616	UIPDR7=	177616

; *USER 'D' PAGE DESCRIPTOR REGISTERS

177620	UDPDR0=	177620
177622	UDPDR1=	177622
177624	UDPDR2=	177624
177626	UDPDR3=	177626
177630	UDPDR4=	177630
177632	UDPDR5=	177632
177634	UDPDR6=	177634
177		

177666	UDPAR3= 177666
177670	UDPAR4= 177670
177672	UDPAR5= 177672
177674	UDPAR6= 177674
177676	UDPAR7= 177676

; *SUPERVISOR 'I' PAGE DESCRIPTOR REGISTERS

172200	SIPDR0= 172200
172202	SIPDR1= 172202
172204	SIPDR2= 172204
172206	SIPDR3= 172206
172210	SIPDR4= 172210
172212	SIPDR5= 172212
172214	SIPDR6= 172214
172216	SIPDR7= 172216

; *SUPERVISOR 'D' PAGE DESCRIPTOR REGISTERS

172220	SDPDR0= 172220
172222	SDPDR1= 172222
172224	SDPDR2= 172224
172226	SDPDR3= 172226
172230	SDPDR4= 172230
172232	SDPDR5= 172232
172234	SDPDR6= 172234
172236	SDPDR7= 172236

; *SUPERVISOR 'I' PAGE ADDRESS REGISTERS

172240	SIPAR0= 172240
172242	SIPAR1= 172242
172244	SIPAR2= 172244
172246	SIPAR3= 172246
172250	SIPAR4= 172250
172252	SIPAR5= 172252
172254	SIPAR6= 172254
172256	SIPAR7=

172312 KIPDR5= 172312
172314 KIPDR6= 172314
172316 KIPDR7= 172316

:*KERNEL 'D' PAGE DESCRIPTOR REGISTERS

172320 KDPDR0= 172320
172322 KDPDR1= 172322
172324 KDPDR2= 172324
172326 KDPDR3= 172326
172330 KDPDR4= 172330
172332 KDPDR5= 172332
172334 KDPDR6= 172334
172336 KDPDR7= 172336

:*KERNEL 'I' PAGE ADDRESS REGISTERS

172340 KIPAR0= 172340
172342 KIPAR1= 172342
172344 KIPAR2= 172344
172346 KIPAR3= 172346
172350 KIPAR4= 172350
172352 KIPAR5= 172352
172354 KIPAR6= 172354
172356 KIPAR7= 172356

:*KERNEL 'D' PAGE ADDRESS REGISTERS

172360 KDPAR0= 172360
172362 KDPAR1= 172362
172364 KDPAR2= 172364
172366 KDPAR3= 172366
172370 KDPAR4= 172370
172372 KDPAR5= 172372
172374 KDPAR6= 172374
172376 KDPAR7= 172376

.SBTTL UNIBUS MAP REGISTER DEFINITIONS

:*THE LOWER 16 BITS OF THE MAP REGISTERS ARE LABELED 'MAPLYX'
:*THE UPPER 6 BITS OF THE MAP REGISTERS ARE LABELED 'MAPHXX'

170200 MAPL00 = 170200
170202 MAPH00 = 170202
170204 MAPL01 = 170204
170206 MAPH01 = 170206
170210 MAPL02 = 170210
170212 MAPH02 = 170212
170214 MAPL03 = 170214
170216 MAPH03 = 170216
170220 MAPL04 = 170220
170222 MAPH04 = 170222

170224	MAPL05	170224
170226	MAPH05	170226
170230	MAPL06	170230
170232	MAPH06	170232
170234	MAPL07	170234
170236	MAPH07	170236
170240	MAPL10	170240
170242	MAPH10	170242
170244	MAPL11	170244
170246	MAPH11	170246
170250	MAPL12	170250
170252	MAPH12	170252
170254	MAPL13	170254
170256	MAPH13	170256
170260	MAPL14	170260
170262	MAPH14	170262
170264	MAPL15	170264
170266	MAPH15	170266
170270	MAPL16	170270
170272	MAPH16	170272
170274	MAPL17	170274
170276	MAPH17	170276
170300	MAPL20	170300
170302	MAPH20	170302
170304	MAPL21	170304
170306	MAPH21	170306
170310	MAPL22	170310
170312	MAPH22	170312
170314	MAPL23	170314
170316	MAPH23	170316
170320	MAPL24	170320
170320	MAPH24	170320
170324	MAPL25	170324
170326	MAPH2	

170206	MAPH1=MAPH01
170210	MAPL2=MAPL02
170212	MAPH2=MAPH02
170214	MAPL3=MAPL03
170216	MAPH3=MAPH03
170220	MAPL4=MAPL04
170222	MAPH4=MAPH04
170224	MAPL5=MAPL05
170226	MAPH5=MAPH05
170230	MAPL6=MAPL06
170232	MAPH6=MAPH06
170234	MAPL7=MAPL07
170236	MAPH7=MAPH07

224

.SBTTL TRAP CATCHER

000000

. = 0
; *ALL UNUSED LOCATIONS FROM 4 - 776 CONTAIN A '.+2,HALT'
; *SEQUENCE TO CATCH ILLEGAL TRAPS AND INTERRUPTS
; *LOCATION 0 CONTAINS 0 TO CATCH IMPROPERLY LOADED VECTORS

.SBTTL STARTING ADDRESS(ES)
. -200

000200

225 000200 000137 010000

JMP @START ; JUMP TO STARTING ADDRESS OF PROGRAM
; *****

.SBTTL ACT11 HOOKS

; *THE FOLLOWING LOCATIONS ARE SETUP TO BE USED WITH ACT11;
; *
; *LOCATION 46 WILL CONTAIN THE ADDRESS OF THE LOGICAL
; *END OF THE PROGRAM.
; *LOCATION 52 IS USED TO SPECIFY PROGRAM OPERATING REQUIREMENTS
; *AND/OR RESTRICTIONS. THIS IS ACCOMPLISHED BY SETTING VARIOUS BITS
; *TO A ONE OR A ZERO. THE BITS USED AND THERE MEANING ARE:</

226

::*****

.SBTTL COMMON TAGS

::*THIS TABLE CONTAINS VARIOUS COMMON STORAGE LOCATIONS
:*USED IN THE PROGRAM.

001100

.=1100

001100		\$CMTAG:		:: START OF COMMON TAGS
001100	000	\$PASS:	.WORD 0	:: ** CONTAINS PASS COUNT
001101	000	\$TSTNM:	.BYTE 0	:: CONTAINS THE TEST NUMBER
001102	000000	\$ERFLG:	.BYTE 0	:: CONTAINS ERROR FLAG
001104	000000	\$ICNT:	.WORD 0	:: CONTAINS SUBTEST ITERATION COUNT
001106	000000	\$LPADR:	.WORD 0	:: CONTAINS SCOPE LOOP
001110	000000	\$LPERR:	.WORD 0	:: CONTAINS SCOPE RETURN FOR ERRORS
001112	000	\$ERTTL:	.WORD 0	:: CONTAINS TOTAL ERRORS DETECTED
001113	001	\$ITEMB:	.BYTE 0	:: CONTAINS ITEM CONTROL BYTE
001114	000000	\$ERMAX:	.BYTE 1	:: CONTAINS MAX. ERRORS PER TEST
001116	000000	\$ERRPC:	.WORD 0	:: CONTAINS PC OF LAST ERROR INSTRUCTION
001120	000000	\$GDADR:	.WORD 0	:: CONTAINS OF 'GOOD' DATA
001122	000000	\$BDADR:	.WORD 0	:: CONTAINS OF 'BAD' DATA

001216	077	\$QUES:	.ASCII	/?/	::QUESTION MARK
001217	015	\$CRLF:	.ASCII	<15>	::CARRIAGE RETURN
001220	012	\$LF:	.ASCII	<12>	::LINE FEED
001222	000000	PADRS:	.WORD	0	::HOLDS THE LOWER 16 BITS OF A 22 BIT ADDRESS GENERATED FOR TYPE OUT.
001224	000000	PADRS:	.WORD	0	::HOLDS THE UPPER 6 BITS OF A 22 BIT ADDRESS GENERATED FOR TYPE OUT
001226	000000	ADRAND:	.WORD	0	::LOGICAL AND OF FAILING ADDRESSES
001230	000000	ADDROR:	.WORD	0	::LOGICAL OR OF FAILING ADDRESSES
001232	000000	DATAND:	.WORD	0	::LOGICAL AND OF BAD DATA
001234	000000	DATOR:	.WORD	0	::LOGICAL OR OF BAD DATA
001236	000000	PATAND:	.WORD	0	::LOGICAL AND OF PATTERN LOADED
001240	000000	PATOR:	.WORD	0	::LOGICAL OR OF PATTERN LOADED
001242	000000	LOWEST:	.WORD	0	::HOLDS NUMBER TO PUT IN PAR TO CAUSE THE LOWEST USEABLE MAP REGISTER TO RESPOND
001244	000000	HIGEST:	.WORD	0	::HOLDS NUMBER TO PUT IN PAR TO CAUSE THE HIGHEST USEABLE MAP REGISTER TO RESPOND
001246	000000	LREGL:	.WORD	0	::HOLDS I/O PAGE ADDR OF LOW 16 BITS OF THE LOWEST USEABLE MAP REGISTER
001250	000000	LREGU:	.WORD	0	::HOLDS I/O PAGE ADDR OF HIGH 16 BITS OF OF THE LOWEST USEABLE MAP REGISTER
001252	000000	HREGL:	.WORD	0	::HOLDS I/O PAGE ADDR OF LOW 16 BITS OF THE HIGHEST USEABLE MAP REGISTER
001254	000000	HREGU:	.WORD	0	::HOLDS I/O PAGE ADDR OF HIGH 16 BITS OF THE

::*****

.SBTTL ERROR POINTER TABLE

::*THIS TABLE CONTAINS THE INFORMATION FOR EACH ERROR THAT CAN OCCUR.
 ::*THE INFORMATION IS OBTAINED BY USING THE INDEX NUMBER FOUND IN
 ::*LOCATION \$ITEMB. THIS NUMBER INDICATES WHICH ITEM IN THE TABLE IS PERTINENT.
 ::*NOTE1: IF \$ITEMB IS 0 THE ONLY PERTINENT DATA IS (\$ERRPC).
 ::*NOTE2: EACH ITEM IN THE TABLE CONTAINS 4 POINTERS EXPLAINED AS FOLLOWS:

::* EM ::POINTS TO THE ERROR MESSAGE
 ::* DH ::POINTS TO THE DATA HEADER
 ::* DT ::POINTS TO THE DATA
 ::* DF ::POINTS TO THE DATA FORMAT

227	001326		\$ERRTB:	
228	001326	021554	:ITEM1	
229	001330	030034	EM1	:NOT THE CORRECT CPU TRAP CONDITION THRU ERRVEC (#004)
230	001332	032562	DH1	:RECEIVD EXPECTD TESTNO PC AT ABORT
231	001334	033266	DT1	:PCPUER,CPUEXP,TESTNO,BADPC,0
232			DF1	: 0, 0, 0, 0
233			:ITEM 2	
234	001336	021636	EM2	:UNEXPECTED CPU TRAP THRU ERRVEC (#004)
235	001340	030100	DH2	:RECEIVD TESTNO PC AT ABORT
236	001342	032574	DT2	:PCPUER,TESTNO,BADPC
237	001344	033272	DF2	: 0, 0, 0
238			:ITEM 3	

```
267      :ITEM 7
268 001406 022550      EM12      :POSSIBLE ERROR IN MAP REGISTER DATA PATH (MAP REG 00)
269 001410 030610      DH12      :COUNT COUNT
270      :EXPECTD RECEIVD TESTNO ERRORPC
271 001412 032666      DT12      :$REG2,$REG0,TESTNO,$ERRPC,0
272 001414 033324      DF12      : 0, 0, 0, 0
273
274      :ITEM 10
275 001416 022636      EM13      :NOW PROBABLE ERROR IN MAP REGISTER DATA PATH (MAP REG 20)
276 001420 030610      DH12      :COUNT COUNT
277      :EXPECTD RECEIVD TESTNO ERRORPC
278 001422 032700      DT13      :$REG3,$REG1,TESTNO,$ERRPC,0
279 001424 033324      DF12      : 0, 0, 0, 0
280
281      :ITEM 11
282 001426 022730      EM14      :SUMMARY OF DUAL ADDRESSING ERRORS ON LOADING MAP REGISTERS
283 001430 030666      DH14      :REGLOAD REGLOAD REGDUAL REGDUAL
284      :OR AND OR AND #ERRORS TESTNO
285 001432 032712      DT14      :ADDROR,ADRAND,DATAOR,DATAND,ERRCNT,TESTNO,0
286 001434 033330      DF14      : 0, 0, 0, 0, 1, 0
287
288      :ITEM 12
289 001436 023023      EM15      :SUMMARY OF COUNT PATTERN FAILJRES IN LOWER 16 BITS OF MAP REGISTERS
290 001440 031005      DH15      :MAPREG MAPREG EXPECTD EXPECTD RECEIVD RECEIVD
291      :OR AND OR AND OR AND #ERRORS TESTNO
292 001442 032730      DT15      :ADDROR,ADRAND,PATTOR,PATAND,DATAOR,DATAND,ERRCNT,TESTNO,0
293 001444 033336      DF15      : 0, 0, 0, 0, 0, 0, 1, 0
294
295      :ITEM 13
296 001446 023127      EM16      :SUMMARY OF COUNT PATTERN FAILURES IN UPPER 6 BITS OF MAP REGISTERS
297 001450 031005      DH15      :MAPREG MAPREG EXPECTD EXPECTD RECEIVD RECEIVD
298      :OR AND OR AND OR AND #ERRORS TESTNO
299 001452 032730      DT15      :ADDROR,ADRAND,PATTOR,PATAND,DATAOR,DATAND,ERRCNT,TESTNO,0
300 001454 033336      DF15      : 0, 0, 0, 0, 0, 0, 1, 0
301
302      :ITEM 14
303 001456 024206      EM25      :REFERENCED MAP REGISTER 0 WITH ADDRESS ONE BIT
304     
```


CKKUAAO 11/44 UBI MAP MACRO M1111 20-SEP-79 11:20 PAGE 54
DOUBLE LENGTH BINARY TO OCTAL ASCII CONVERT ROUTINE

M 3

SEQ 0038

655

CKKUAA0 11/44 UBI MAP MACRO M1111 20-SEP-79 11:20 PAGE 55
DOUBLE LENGTH BINARY TO OCTAL ASCII CONVERT ROUTINE

SEQ 0039

657
658
659
660

.SBTTL ***** SUBROUTINES UNIQUE TO THIS PROGRAM *****

```

662
663      .SBTTL  TURN OFF AND SAVE T-BIT
664      :*****
665      :
666      :   THIS SUBROUTINE IS REACHED BY THE TRAP CALL 'TBITO', IT IS
667      :   USED TO TURN OFF THE T-BIT IF IT IS ON.  THE PROCESSOR STATUS
668      :   IS SAVED IN 'OLDPSW' SO THAT THE T-BIT CAN BE RESTORED TO ITS
669      :   PREVIOUS STATUS WHEN CONDITIONS WARRANT.
670      :*****
671      :
672      :   TBIT=BIT4
673      :TBITOFF:
674      :   BIT      #TBIT,2(KSP)      :IS THE T-BIT ON?
675      :   BEQ      1$                :BRANCH TO EXIT IF IT IS NOT ON
676      :   MOV      2(KSP),OLDPSW     :SAVE OLD PSW FOR RESTORING T BIT
677      :   BIC      #TBIT,2(KSP)     :CLEAR T BIT IF IT IS ON
678      :   RTS                        :RETURN TO PROGRAM
679
680
681      .SBTTL  RESTORE T-BIT TO ITS PREVIOUS CONDITION
682      :*****
683      :
684      :   THIS SUBROUTINE CAN BE REACHED BY THE TRAP CALL 'TBITR', IT IS
685      :   USED TO RESTORE THE T-BIT AFTER A PARTICULAR TES THAT CANNOT
686      :   BE RUN WITH THE T-BIT ON.  IT USES THE PROCESSOR STATUS STORED
687      :   IN 'OLDPSW' BY 'TBITO', REPLACES THE PS ON THE STACK WITH IT
688      :   AND DOES AN 'RTT'.
689      :*****
690      :
691      :TBITRESTORE:
692      :   MOV      OLDPSW,2(KSP)      :PUT OLD PSW ON STACK
693      :

```


