

PDP11

1080 MEMORY TIMING TEST
MD-11-DBKMA-A

EP-DBKMA-A-DL-A

COPYRIGHT © 1976

FICHE 1 OF 1

NOV 1976

digital

MADE IN U.S.A

B01

ENTY MACY11 27(722) 14-OCT-76 16:22 PAGE 2
D0000A.P11

.REN X

IDENTIFICATION

PRODUCT CODE: MAINDEC-1080-BMTT
PRODUCT NAME: DECSYSTEM-1080 BASIC MEMORY TIMING
TEST
DATE RELEASED: JUNE 20, 1975
MAINTAINED BY: DIAGNOSTIC ENGINEERING
AUTHOR: JAMES KELLY

COPYRIGHT (C) 1975
DIGITAL EQUIPMENT CORPORATION
MAYLBORO, MASS. 01752

THIS SOFTWARE IS FURNISHED TO THE PURCHASER UNDER A LICENSE TO USE ON
A SINGLE COMPUTER SYSTEM AND CAN BE COPIED (WITH INCLUSION OF DEC'S
COPYRIGHT NOTICE) ONLY FOR USE ON SUCH SYSTEM, EXCEPT AS MAY OTHERWISE
BE PROVIDED IN WRITING BY DEC.

ACTUAL DISTRIBUTION OF THE SOFTWARE DESCRIBED IN THIS DOCUMENT WILL BE
SUBJECT TO TERMS AND CONDITIONS TO BE ANNOUNCED ON SOME FUTURE DATE BY
DIGITAL EQUIPMENT CORPORATION.

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE
AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT
CORPORATION.

DEC ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS
SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DEC.

TABLE OF CONTENTS

1.0	ABSTRACTS
2.0	REQUIREMENTS
2.1	EQUIPMENT
2.2	STORAGE
2.3	PRELIMINARY PROGRAMS
3.0	PROGRAM PROCEDURES
3.1	LOADING PROCEDURES
3.2	STARTING PROCEDURES
4.0	ERRORS
4.1	ERROR PC RANGE
5.0	CYCLE TIME
6.0	PROGRAM DESCRIPTION
7.0	LISTING

1.0 ABSTRACT

THE BASIC MEMORY TIMING TEST (BNTT) IS DESIGNED TO VERIFY THAT THE BASIC MEMORY CYCLE TIME OF CORE MEMORY IS WITHIN TOLERANCE. THIS IS ACCOMPLISHED BY COMPARING THE SPEED OF THE K111-L REAL TIME CLOCK VERSUS THE TIME REQUIRED FOR A SMALL SET OF INSTRUCTIONS TO BE EXECUTED. NO ATTEMPT IS MADE TO COMPUTE ACTUAL MACHINE TIMING. A SHORT VERIFICATION OF THE K111-L IS DONE PRIOR TO THE TIMING TEST.

2.0 REQUIREMENTS

2.1 EQUIPMENT

A PDP-11/40 EQUIPPED WITH AT LEAST 40K OF MEMORY.

A DECTAPE DRIVE FOR LOADING THE PROGRAM.

A CONSOLE TELETYPE TO COMMAND THE MONITOR.

A K111-L REAL TIME CLOCK.

2.2 STORAGE

THIS PROGRAM OCCUPIES MEMORY LOCATIONS 1000(8) THRU 1522(8). IN ADDITION THE STACK POINTER IS SET TO 3000, AND THE APPROPRIATE INTERRUPT VECTORS WILL BE SET UP BY THE SOFTWARE PRIOR TO USE.

2.3 PRELIMINARY PROGRAMS

ALL BASIC CPU INSTRUCTION SET DIAGNOSTIC'S MUST HAVE BEEN SUCCESSFULLY RUN PRIOR TO ATTEMPTING TO RUN THIS PROGRAM.

3.0 PROGRAM PROCEDURES

3.1 LOADING PROCEDURES

1. MOUNT THE DECTAPE CONTAINING THE BMTT DIAGNOSTIC TEST ONTO A WORKING DECTAPE DRIVE.
2. SET THE WRITE LOCK SWITCH TO WRITE LOCK.
3. SET THE DRIVES SELECT TO UNIT 00.
4. SET THE MODE SWITCH TO ONLINE.
5. SET 177072 INTO THE PDP-11/40 SWITCH REGISTER.
6. DEPRESS THE HALT SWITCH ON THE PDP-11/40.
7. DEPRESS THE START KEY ON THE PDP-11/40 SEVERAL TIMES. THIS INITIALIZES THE CPU.
8. SET THE HALT KEY TO THE RUN POSITION (UP).
9. DEPRESS THE START KEY AND RELEASE ONE TIME.
10. THE SELECTED DECTAPE DRIVE WILL BEGIN TO TURN.
11. THE CONSOLE WILL TYPE THE MONITOR'S NAME FOLLOWED BY A "E".
12. TYPE DEKMA.BIN <CR>.

3.2 STARTING PROCEDURES

TO START THE BMTT PROGRAM PROCEED AS FOLLOWS:

1. SET THE PDP-11/40 ADDRESS TO 1000.
2. DEPRESS AND RELEASE THE START KEY.
3. THE PROCESSOR WILL RUN FOR LESS THAN A SECOND AND HALT WITH ADDRESS 1514 DISPLAYED IN THE ADDRESS REGISTER.
4. IF THE PROCESSOR HALTS AT ANY ADDRESS OTHER THAN THE ABOVE, IT IS AN ERROR. REFER TO THE LISTING FOR A DETAILED DESCRIPTION OF THE SYNTAX.

4.0 ERRORS

ANY HALT OTHER THAN WITH 1514 DISPLAYED IS AN ERROR AND WILL HAVE TO BE REPAIRED BEFORE ATTEMPTING ANY FURTHER TESTING. TO TROUBLE SHOOT AN ERROR USING BMTT THE ERROR HALT SHOULD BE REPLACED WITH A "NOP" AND THE PROGRAM CAN THEN BE RESTARTED AT THE BEGINNING OF THE FAILING SUBTEST.

4.1 ERROR PC RANGE

ADDRESS(ES) 1000 THRU 1516 INCLUSIVE ARE LEGAL ERROR HALTS WITH THE SINGLE EXCEPTION OF ADDRESS 1512 DISPLAYED AS 1514.

5.0 CYCLE TIME

THE SPEED OF EXECUTION IS PRACTICALLY INSTANTLY.

6.0 PROGRAM DESCRIPTION

BMTT CONSISTS OF FIVE BASIC TESTS. THE FIRST FOUR ARE A CURSORY CHECK OF THE K111-L REAL TIME CLOCK, THE FIFTH BEING THE ACTUAL TIMING TEST. THE FIRST FOUR TESTS DETERMINE THAT THE CLOCK EXISTS, THAT IT WILL SET ITS MONITOR BIT, CAUSE INTERRUPTS AND THAT IT CAN BE LOCKED OUT BY CLEARING THE INTERRUPT ENABLE BIT. THE FINAL TEST WAITS FOR THE CLOCK TO SET ITS MONITOR BIT THUS GIVING US A COMPLETE CYCLE FOR ONE TEST, THEN STARTING A SIMPLE TIME OUT LOOP. WHEN THE K111-L CAUSES AN INTERRUPT THE NUMBER OF ITERATIONS IN THE TIMEOUT LOOP ARE COMPARED TO A PREVIOUSLY CALCULATED NORMAL RANGE TO DETERMINE THAT THE MACHINE SPEED IS NORMAL.

BASIC MEMORY TIMING TESTS FLOWS

DECFL0 VER 00.0

**COPYRIGHT 1975
DIGITAL EQUIPMENT CORPORATION
NATANO, MASS. 01754**



096-860-7271


INTT MACY11 27(732) 14-OCT-76 16:22 PAGE 9
DOKVAA.P11

321
322
323
324

THE RESERVED INSTRUCTION AND NON-EXISTANT MEMORY
SHOWN IN THIS TEST, SHOULD ANY TEST IN THIS DIAGN
HALT WILL BE ON THIS PAGE IT WILL BE NECESSARY TO
STACK TO DETERMINE WHERE THE TRAPPED WAS CAUSED.

BASIC MEMORY TIMING TESTS FLOWS

DECFO VER 00.0



K01


MTT MACY11 27(722) 14-OCT-76 16:22 PAGE 11
DEKPAR.P11

EDER: #HALT # UNEXPECTED K11-L I
#####

201
202

BASIC MEMORY TIMING TESTS FLOWS

DECFO VER 00.0




BASIC MEMORY TIMING TESTS FLOWS

DECFO VER 00.0

TD4:


```
*****
# REGISTER SETUP #
*****
I
*****
#SET KM11-L VECTOR TO #
# 004 #
*****
I<-----
*****
# SET SP TO 3200 #
*****
I
*****
# SET PS TO PR5 #
*****
I
```



004:

INTERRUPTS TO NEG

```
*****
# SET PS TO PR7 #
*****
I
*****
#
```



###

NO1.

EMTT MACY11 27(732) 14-OCT-76 16:22 PAGE 14
DEKPAR.P11

476
477
478
479



NEXT TEST #

#####

BASIC MEMORY TIMING TESTS FLOWS

DECFL0 VER 00.0

FETCH CYCLE TIME:
TOS:



002

ENTT MACY11 27(722) 14-OCT-76 16:22 PAGE 16
DOWNA.P11

ENTT
MACY11
27(722)
14-OCT-76
16:22
PAGE 16
DOWNA.P11

ED

27

BASIC MEMORY TIMING TESTS FLOWS FLOW CHART CROSS REFERENCE LIST

DECFOLO VER 00.0

HALT 010 02 02 03 03 040 05 05 05 05 05

BNTT MACY11 27(732) 14-OCT-76 16:22 PAGE 18
 DBK00A.P11

```

      001000      .TITLE      X
                  .ENVR      BNTT
                  .=1000      ABS
      000200      :K11-L REAL TIME CLOCK BIT DEFINITIONS
      000100      K11MON=200      ;SET BY THE LINE FREQUENCY CLOCK
      000100      K11ENA=100      ;LINE CLOCK INTERRUPT ENABLE
      :REGISTER ADDRESSES
      177546      LKCSR=177546      ;COMMAND STATUS REGISTER ADDRESS
      :DEVICE VECTOR ASSIGNMENTS
      000100      LKSVEC=100      ;INTERRUPT VECTOR ADDRESS
      000300      LKSPRT=PR6      ;PRIORITY 6
      177776      PS=177776      ;PROCESSOR STATUS.
      003200      STACK=3200      ;STACK PRESET.
      :PRIORITY LEVELS EQUATES
      000240      PR7=340
      000300      PR6=300
      000240      PR5=240
      000200      PR4=200
      000140      PR3=140
      000100      PR2=100
      000040      PR1=040
      000000      PRO=000
      :
      000004      DRVVEC=4      ;BUS TIMEOUT TRAP (ILLEGAL OR NONEXISTANT MEMORY).
      000010      RESVEC=10      ;RESERVED INTRUCTION TRAP.
  
```

SBTTL KMI-L DEVICE RESPONSE

 THIS ROUTINE MAKES A BASIC CHECK OF THE KMI-L REAL TIME CLOCK
 THE TESTS TEST AS FOLLOWS:

- (T01) THAT WE CAN ACCESS THE "LKCSR" WITHOUT A NON TIMEOUT.
- (T02) THAT THE MONITOR BIT IS SET BY THE LINE CURRENT AFTER A REASONABLE PERIOD OF TIME
- (T03) THAT THE MONITOR BIT SET WITHOUT INTERRUPT ENABLE DOES NOT CAUSE AN INTERRUPT
- (T04) THAT THE INTERRUPT ENABLE BIT WHEN SET WILL ALLOW INTERRUPTS
- (T05) THIS TEST DETERMINES THAT THE CPU CYCLE TIME IS WITHIN LIMITS.

 001000 012700 000001
 001004 012701 000001
 001010 012702 1775%
 001014 005003
 001016 005004

 001020 012737 001102 000004
 001026 012737 000340 000006

 001034 012737 001106 000010
 001042 012737 000340 000012

 001050 012737 001112 000100
 001056 012737 000300 000102

 001064 012705 003200
 001070 012737 000340 177776

 001076 005712
 001100 000406

```

T01:  MOV    #1,R0          ;R0=TEST NUMBER.
      MOV    #1,R1          ;R1=DEVICE (CLOCK #1).
      MOV    LKCSR,R2       ;R2=TEST ADDRESS.
      CLR    R3              ;CLEAR WAS ADDRESS.
      CLR    R4              ;CLEAR SHOULD BE ADDRESS.

      MOV    EDIA,2*ENRVEC   ;SET NON TRAP.
      MOV    SPR7,2*ENRVEC+2 ;SET PRIORITY TO #7.

      MOV    EDIB,2*RESVEC   ;SET ILLEGAL COMMAND TRAP.
      MOV    SPR7,2*RESVEC+2 ;SET PRIORITY TO #7.

      MOV    EDIC,2*LKSVEC   ;SET CLOCK INTERRUPT VECTOR.
      MOV    LKSPRT,2*LKSVEC+2 ;SET CLOCK PRIORITY.

L01:  MOV    $STACK,SP       ;SET STACK TO 3200.
      MOV    SPR7,3*SPS      ;SET CPU PRIORITY TO #7.

I01:  TST    (R2)            ;TEST FOR THE CLOCK.
      BR     T02             ;GOTO NEXT TEST.
  
```

TEST #1.

(PC)	(PS)	(SP)	TEST	DEV#	ADDRESS	WAS	S/B
(R7)	(PSH)	(R6)	(R0)	(R1)	(R2)	(R3)	(R4)
1104	340	3174	1	1	1775%	0	0

 001102 000000
 001104 000763

```

EDIA:  HALT
      BR     L01
  
```

*****NON EXISTANT MEMORY TRAP (NO CLOCK).
 LOCK ON FATAL ERROR.
 THIS ERROR MIGHT BE CAUSED
 BY A TEST OTHER THAN "TEST #1"

G02

DMTT MACY11 27(732) 14-OCT-76 16:22 PAGE 20
DEKWA.P11 KUL1-L DEVICE RESPONSE

;CHECK THE CONTENTS OF THE STACK
;TO DETERMINE IT'S ORIGIN.

TEST #1
(PC) (PS) (SP) TEST DEV# ADDRESS WRS S/B
(R7) (PSH) (R6) (R0) (R1) (R2) (R3) (R4)
1110 340 3174 1 1 177546 0 0
#####

001106 000000
001110 000763

ED1B: HALT
BR L01

;;ILLEGAL COMMAND.
;LOCK ON FATAL ERROR.
;SEE COMMENT FOR PREVIOUS ERROR.

TEST #1
(PC) (PS) (SP) TEST DEV# ADDRESS WRS S/B
(R7) (PSH) (R6) (R0) (R1) (R2) (R3) (R4)
1114 340 3174 1 1 177546 0 0
#####

001112 000000
001114 000763

ED1C: HALT
BR L01

;;UNEXPECTED KUL1-L INTERRUPT.
;LOCK ON FATAL ERROR.

.SETTL KMI1-L MONITOR BIT.

#####

 T02 ATTEMPTS TO SEE IF THE LINE CURRENT EVER SETS THE MONITOR
 BIT. THIS IS ACCOMPLISHED AS FOLLOWS:

- 1).TEST TO SEE IF THE MONITOR BIT IS ALREADY SET,IT PROBABLY WILL BE.
- 2).IF THE MONITOR BIT WAS SET CLEAR IT.
- 3).CLEAR A TIMER REGISTER FOR MAXIMUM WAITING TIME.
- 4).WAIT AROUND IN A TIME LOOP FOR THE FLAG TO SET.
- 5).IF IT FAILS TO SET PRIOR TO TIMEOUT THEN HALT.

#####

 001116 012700 000002
 001118 012701 000001
 001120 012702 177546
 001122 012704 000200

 001136 012737 001204 000100
 001144 012737 000340 000102

 001152 012706 003200
 001156 005006

 001160 040412
 001162 001401

001164 040412

 001166 011203
 001170 040412
 001172 001006

 001174 006205
 001176 001373

```

T02:  MOV    R2,R0          ;R0=TEST NUMBER.
      MOV    R1,R1          ;R1=DEVICE (CLOCK R1).
      MOV    LKSCSR,R2      ;ADDRESS TO R2.
      MOV    R0,R0,R4      ;SHOULD BE.

      MOV    R0,R2,LKSVEC   ;SET KMI1-L INTERRUPT VECTOR.
      MOV    R7,R2,LKSVEC+2 ;SET PRIORITY TO R7.

L02:  MOV    R5,SP          ;SET STACK TO 3200.
      CLR    R5             ;CLEAR TIMER.

      BIT    R4,(R2)        ;MONITOR BIT SET?
      BEQ    R02            ;NO!
      BIC    R4,(R2)        ;YES!
                          ;CLEAR MONITOR BIT.

R02:  MOV    R3,(R2)        ;CONTENTS OF LKSCSR TO R3.
      BIT    R4,(R2)        ;MONITOR BIT SET?
      BNE    T03            ;YES! GOTO "T03"
      INC    R5             ;NO!
      BNE    R02            ;TIMEOUT OVER?
                          ;NO! CHECK MONITOR BIT AGAIN.
  
```

#####

```

TEST  R2
(PC)  (PS)  (SP)  TEST  DEV#  ADDRESS WAS  SHD BE
(R7)  (PSH) (R6)  (R0)  (R1)  (R2)  (R3)  (R4)
1202  340   3200  2     1     177546  ??????  200
  
```

#####

 001200 000000
 001202 000743

```

E02:  HALT
      BR     L02          ;### MONITOR BIT FAILED TO SET.
                          ;LOCK ON FATAL ERROR.
  
```

BTIT MACY11 27(732) 14-OCT-76 16:22 PAGE 22
 DBKMAA.P11 KILL-L MONITOR BIT.

74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
 100

TEST 02

(PC)	(PS)	(SP)	TEST	DEV8	ADDRESS	WAS	S/B
(R7)	(PSW)	(R6)	(R0)	(R1)	(R2)	(R3)	(R4)
1206	340	3174	2	1	177546	??????	200

001204 000000
 001206 000761

ED2A: HALT
 BR L02

;###UNEXPECTED KILL - L INTERRUPT.
 ;LOCK ON FATAL ERROR.

SETTL K11-L INTERRUPT ENABLE BIT.

#####

T03 VERIFYS THAT THE MONITOR ENABLE BIT BECOMING SET WITH
 MACHINE PRIORITY AT 0, WILL NOT CAUSE AN INTERRUPT UNLESS INTERRUPT
 ENABLE IS ALSO SET, AS FOLLOWS:

- 1).TEST TO SEE IF MONITOR BIT IS SET.
- 2). IF THE MONITOR BIT WAS SET THEN CLEAR IT.
- 3).SET CPU PRIORITY TO 80.
- 4).CLEAR THE TIMER FOR MAXIMUM WAITING TIME.
- 5).WAIT FOR THE MONITOR BIT TO SET IF IT DOESNT SET
 PRIOR TO THE TIMEOUT THEN HALT.

#####

001210	012700	000003	
001214	012701	000001	
001220	012702	177546	
001224	012704	000200	
001230	012737	001274	000100
001236	012706	003200	
001242	030412		
001244	001401		
001246	040412		
001250	005037	177776	
001254	005005		
001256	011203		
001260	030412		
001262	001006		
001264	005205		
001266	001373		

T03:	MOV	R0, R0	:R0=TEST NUMBER.
	MOV	R1, R1	:DEVICE (CLOCK #1).
	MOV	LKSCSR, R2	:ADDRESS TO R2.
	MOV	MON, R4	:SHOULD BE.
	MOV	SEDA, 3LKSVCE	:SET K11 - L INTERRUPT VECTOR.
L03:	MOV	STACK, SP	:SET THE STACK POINTER TO 3200.
	BIT	R4, (R2)	:MONITOR BIT SET?
	BEQ	N03	:NO!
			:YES!
	BIC	R4, (R2)	:CLEAR MONITOR BIT.
N03:	CLR	APS	:SET CPU PRIORITY TO PRD.
	CLR	RS	:CLEAR TIMER.
R03:	MOV	(R2), R3	:CONTENTS OF LKSCSR TO R3.
	BIT	R4, (R2)	:MONITOR BIT SET?
	BNE	T04	:YES! GOTO "T04"
			:NO!
	INC	RS	:TIMEOUT OVER?
	BNE	R03	:NO! CHECK MONITOR BIT AGAIN.

#####

TEST 83

(PC)	(PS)	(SP)	TEST	DEV#	ADDRESS WAS	SHD BE
(R7)	(PSN)	(R6)	(R0)	(R1)	(R2)	(R3)
1272	0	3200	3	1	177546	????? 200

#####

E03: HALT ;*** MONITOR BIT FAILED TO SET.

001270 000000

K02

BMTT MACY11 27(732) 14-OCT-76 16:22 PAGE 24
D8K0AA.P11 K011-L INTERRUPT ENABLE BIT.

016 001272 000761

BR L03

;LOCK ON FATAL ERROR.

017
018
019
020
021
022
023
024
025
026
027
028
029
030
031

TEST 83

(PC)	(PS)	(SP)	TEST	DEV8	ADDRESS	WAS	S/B
(R7)	(PSH)	(R6)	(R0)	(R1)	(R2)	(R3)	(R4)
1276	340	3174	1	1	177564	??????	200

001274 000000
001276 000767

ED3A: HALT
BR L03

;##UNEXPECTED K011 - L INTERRUPT.
;LOCK ON FATAL ERROR.

.SBTTL K111-L INTERRUPT.


```

#####
  
```

TO4 VERIFYS THAT THE K111-L WILL CAUSE
 AN INTERRUPT WHEN THE ENABLE BIT IS SET AND THE LINE
 CURRENT CAUSES THE MONITOR BIT TO BE SET, AND THE CPU PRIORITY
 IS SET AT #5 AS FOLLOWS.

- 1). SET UP K111-L CLOCK TO TRAP TO NEXT TEST.
- 2). IF MONITOR BIT IS SET. CLEAR IT.
- 3). SET INTERRUPT ENABLE BIT.
- 4). CLEAR THE TIMER REGISTER FOR MAXIMUM WAITING TIME.
- 5). TEST TO SEE IF THE MONITOR BIT IS SET.
- 6). IF WE GET INTERRUPTED WE WILL GO TO NEXT TEST.
 OTHERWISE ERROR HALT.

```

#####
  
```

```

001300 012700 000004
001304 012701 000001
001310 012702 177546
001314 012704 000200
001320 012737 001370 000100
001326 012706 003200
001332 012737 000240 177776
001340 030412
001342 001401
001344 040412
001346 062712 000100
001352 011203
001354 030412
001356 001002
001360 005206
001362 001373
  
```

```

TO4:  MOV  #4,R0          ;RD=TEST NUMBER.
      MOV  #1,R1          ;R1=DEVICE (CLOCK #1).
      MOV  @LKSCSR,R2      ;ADDRESS TO R2.
      MOV  @K111MON,R4     ;SHOULD BE.
      MOV  @0004,@LKSVEC   ;SET K111 - L VECTOR.

LD4:  MOV  @STACK,SP       ;SET STACK TO 3200.
      MOV  @PRS,@PS        ;SET CPU STATUS TO #5.

      BIT  R4,(R2)         ;MONITOR BIT SET?
      BEQ  NO4             ;NO!
      BIC  R4,(R2)         ;YES!
                          ;CLEAR MONITOR BIT.

NO4:   BIS  @K111ENA,(R2)   ;SET ENABLE BIT.

NO4:   MOV  (R2),R3         ;CONTENT OF LKSCSR TO R3.
      BIT  R4,(R2)         ;MONITOR BIT SET?
      BNE  ED4             ;YES! GOTO "ED4" NO INTERRUPTS.
                          ;NO!
      INC  R5              ;TIMEOUT OVER?
      BNE  NO4             ;NO!
  
```

```

#####
  
```

```

TEST  #4
(PC)  (PS)  (SP)  TEST  DEV#  ADDRESS WAS  SHD BE
(R7)  (PSH) (R6)  (R0)  (R1)  (R2)  (R3)  (R4)
1366  240   3200  4     1     177546  ??????  200
  
```

M02

BMTT MACY11 27(732) 14-OCT-76 16:22 PAGE 26
DEKMAA.P11 KILL-L INTERRUPT.

000
001
002
003
004

001364 000000
001366 000757

ED4:

HALT
BR

LO4

;FATAL ERROR
;HANG ON FATAL ERROR.

001370 012737 000340 177776

004:

NOV

#PR7,38PS

;SET PRIORITY TO #7.

SBTTL K11-L FETCH CYCLE TIMING.

T05 DETERMINES THE PROCESSOR CYCLE TIME. THIS IS ACCOMPLISHED AS FOLLOWS:

- 1). THE K11-L IS MONITORED UNTIL WE GET TO THE NEXT MONITOR BIT SET.
- 2). CLEAR THE MONITOR BIT.
- 3). CLEAR THE TIMER (R5).
- 4). SET CPU PRIORITY TO PR5.
- 5). WAIT FOR THE INTERRUPT WHILE IN THE TIMEOUT LOOP.
- 6). CHECK THAT THE TIME SPENT WAITING FOR THE INTERRUPT WAS WITHIN TOLERANCE.
- 7). THE CODE WILL RUN UNTIL WE HAVE SERVICED 1 INTERRUPT

001276 012700 000005
 001402 012701 000001
 001406 012702 177546
 001412 012704 000200

001416 012706 003200
 001422 005006

001424 012737 001476 000100

001432 011203
 001434 030412
 001436 001004

001440 006205
 001442 001373

T05: NOV #5,R0 ;RD=TEST ADDRESS.
 NOV #1,R1 ;R1=DEVICE (CLOCK #1).
 NOV #LKSCSR,R2 ;ADDRESS TO R2.
 NOV #KULMON,R4 ;SHOULD BE.
 L05: NOV #STACK,SP ;RESET STACK POINTER.
 CLR R5 ;CLEAR TIMER.
 NOV #R05,2#LKSVCE ;SET UP INTERRUPT VECTOR
 P05: NOV (R2),R3 ;CONTENTS OF LKSCSR TO R3.
 BIT R4,(R2) ;MONITOR BIT SET?
 BNE N05 ;YES
 INC R5 ;WAIT.
 BNE P05 ;NO!

(PC)	(PS)	(SP)	TEST	DEV#	ADDRESS HAS	SHD BE
(R7)	(PSH)	(R6)	(R0)	(R1)	(R2)	(R3)
(R4)						
1446	340	3200	5	1	177546	?????? 200

001444 000000
 001446 000763

E05: HALT ;###MONITOR BIT FAILED TO SET.
 BR L05 ;LOCK ON FATAL ERROR.

```

001450 040412      NOB:      BIC      R4,(R2)      ;CLEAR MONITOR BIT
001452 052712      000100      BLS      SCALEN,(R2)      ;SET INTERRUPT ENABLE BIT.

001454 005005      CLR      R5      ;CLEAR TIMER.
001456 012737      000240 177776      MOV      @R5,2@PS      ;SET CPU TO PRIORITY 05.

001458 005205      IS:      INC      R5      ;AWAIT AN INTERRUPT.
001470 001376      BNE      IS

;*****
;TEST 05
;
;(PC) (PS) (SP) TEST DEV# ADDRESS WAS SHD BE
;(R7) (PSN) (R6) (R0) (R1) (R2) (R3) (R4)
;1470 240 3200 5 1 177546 ?????? 200
;*****

001472 000000      EDCA:      HALT
001474 000750      BR      L05      ;*** NO KILL-L INTERRUPT.
;LOCK ON FATAL ERROR.

001476 000537      NOB:      CMP      R5,2@LOWLIN      ;IS MEMORY TOO FAST?
001502 102404      BLO      FASTNE      ;YES!

001504 000537      CMP      R5,2@HIGHLIN      ;IS MEMORY TOO SLOW?
001510 102406      BHS      SLOWNE      ;YES!
001512 000000      HALT      ;TEST OKAY. NORMAL HALT

001514 000000      FASTNE: HALT
001516 000000      SLOWNE: HALT
001520 012000      LOWLIN: 012000
001522 012300      HIGHLIN: 012300
;END

```

BRVEEC=	00000004
BR1A	00111004
BR1B	00111106
BR1C	00111112
BR2	00111200
BR2A	00111204
BR3	00111270
BR3A	00111274
BR4	00111354
BR5	00111444
BR6A	00111472
FRSTHE	00111514
HIGLIN	00111522
IO1	00111676
IOLENA=	00011100
IOA PCH=	00021100
LICASH=	17775472
LICAPT=	00031100
LICVEC=	00011100
LOWLIN	00111520
LO1	00111674
LO2	00111678
LO3	00111682
LO4	00111686
LO5	00111690
LO6	00111694
LO7	00111698
LO8	00111702
LO9	00111706
LO10	00111710
LO11	00111714
LO12	00111718
LO13	00111722
LO14	00111726
LO15	00111730
LO16	00111734
LO17	00111738
LO18	00111742
LO19	00111746
LO20	00111750
LO21	00111754
LO22	00111758
LO23	00111762
LO24	00111766
LO25	00111770
LO26	00111774
LO27	00111778
LO28	00111782
LO29	00111786
LO30	00111790
LO31	00111794
LO32	00111798
LO33	00111802
LO34	00111806
LO35	00111810
LO36	00111814
LO37	00111818
LO38	00111822
LO39	00111826
LO40	00111830
LO41	00111834
LO42	00111838
LO43	00111842
LO44	00111846
LO45	00111850
LO46	00111854
LO47	00111858
LO48	00111862
LO49	00111866
LO50	00111870
LO51	00111874
LO52	00111878
LO53	00111882
LO54	00111886
LO55	00111890
LO56	00111894
LO57	00111898
LO58	00111902
LO59	00111906
LO60	00111910
LO61	00111914
LO62	00111918
LO63	00111922
LO64	00111926
LO65	00111930
LO66	00111934
LO67	00111938
LO68	00111942
LO69	00111946
LO70	00111950
LO71	00111954
LO72	00111958
LO73	00111962
LO74	00111966
LO75	00111970
LO76	00111974
LO77	00111978
LO78	00111982
LO79	00111986
LO80	00111990
LO81	00111994
LO82	00111998
LO83	00112002
LO84	00112006
LO85	00112010
LO86	00112014
LO87	00112018
LO88	00112022
LO89	00112026
LO90	00112030
LO91	00112034
LO92	00112038
LO93	00112042
LO94	00112046
LO95	00112050
LO96	00112054
LO97	00112058
LO98	00112062
LO99	00112066
LO100	00112070
LO101	00112074
LO102	00112078
LO103	00112082
LO104	00112086
LO105	00112090
LO106	00112094
LO107	00112098
LO108	00112102
LO109	00112106
LO110	00112110
LO111	00112114
LO112	00112118
LO113	00112122
LO114	00112126
LO115	00112130
LO116	00112134
LO117	00112138
LO118	00112142
LO119	00112146
LO120	00112150
LO121	00112154
LO122	00112158
LO123	00112162
LO124	00112166
LO125	00112170
LO126	00112174
LO127	00112178
LO128	00112182
LO129	00112186
LO130	00112190
LO131	00112194
LO132	00112198
LO133	00112202
LO134	00112206
LO135	00112210
LO136	00112214
LO1	

[illegible]

BMTT MACY11 27(732) 14-OCT-76 16:22 PAGE 31
 DBKMAA.P11 CROSS REFERENCE TABLE -- USER SYMBOLS

TO	001116	637	7068
TO	001210	724	7808
TO	001300	738	8568
TO	001376	8208	
TO	001574	8248	

[illegible]

789	791	792	793	794	795	796	797	798	799	800	801	802	803	804	805	806	807	808	809	810	811	812	813	814	815	816	817	818	819	820	821	822	823	824	825	826	827	828	829	830	831	832	833	834	835	836	837	838	839	840	841	842	843	844	845	846	847	848	849	850	851	852	853	854	855	856	857	858	859	860	861	862	863	864	865	866	867	868	869	870	871	872	873	874	875	876	877	878	879	880	881	882	883	884	885	886	887	888	889	890	891	892	893	894	895	896	897	898	899	900	901	902	903	904	905	906	907	908	909	910	911	912	913	914	915	916	917	918	919	920	921	922	923	924	925	926	927	928	929	930	931	932	933	934	935	936	937	938	939	940	941	942	943	944	945	946	947	948	949	950	951	952	953	954	955	956	957	958	959	960	961	962	963	964	965	966	967	968	969	970	971	972	973	974	975	976	977	978	979	980	981	982	983	984	985	986	987	988	989	990	991	992	993	994	995	996	997	998	999	1000
-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	------

ERRORS DETECTED: 0
DEFAULT GLOBALS GENERATED: 0

DENOVA.SEG/SOL/CRF/PAGNUM/ML:TOC/DS:ENFZ-DENOVA.SML,DENOVA.P11
 RUN-TIME: 14 17 6 SECONDS
 RUN-TIME RATIO: 109/22=3.4
 CORE USED: 20K (39 PAGES)