

UDC11

CONTROL TEST
MD-11-DZUDB-B

EP-DZUDB-B-DL

JUN 1978

COPYRIGHT © 71-73

digital

FICHE 1 OF 1

MADE IN USA



IDENTIFICATION

PRODUCT CODE:	MAINDEC-II-DZ UDB-B-D
PRODUCT NAME:	UDCII CONTROL TEST
DATE CREATED:	JANUARY 1973
MAINTAINER:	DIAGNOSTIC GROUP
AUTHOR:	R. WHITTON

COPYRIGHT (c) 1971, 1972, 1973
DIGITAL EQUIPMENT CORPORATION

246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289

1: ABSTRACT

UDC11 CONTROL TEST TESTS VIRTUALLY ALL OF THE CONTROL LOGIC UP TO THE UDC BUS. MAINTENANCE LOGIC IS USED TO GENERATE UDC INTERRUPTS AND TO SINGLE STEP THE SCAN REGISTER. NOTE: THE UDC BUS CABLE TO THE SYSTEM UNITS CAN BE REMOVED FROM THE CONTROL WHILE THIS TEST IS RUN IF ERRORS RESULT DUE TO INTERRUPT MODULES GENERATING INTERRUPTS. IF THE MODULES GENERATING INTERRUPTS ARE IN THE FIRST FOUR ADDRESSES (000-004), THE MODULES MUST BE REMOVED SINCE REMOVING THE BUS CABLE WILL NOT DISCONNECT THESE MODULES FROM THE UDC BUS.

A POWER FAIL TEST IS INCLUDED. STARTING ADDRESS=000204. THIS TEST WILL TYPE A MESSAGE THAT IT IS WAITING FOR A POWER FAILURE AND WILL TYPE WHICH ONE OF TWO TYPES OF FAILURES OCCUR (UDC DC POWER OR PDP11) WHEN AND IF THEY HAPPEN.

2: REQUIREMENTS

2.1 EQUIPMENT

A: PDP-11
B: ASR33/33 TELETYPE.
C: UDC11 CONTROL

THE PROCESSOR AND TELETYPE MUST BE IN OPERATING CONDITION.

THE TELETYPE AND UDC11 CONTROL MUST HAVE THEIR STANDARD PERIPHERAL ADDRESSES, INTERRUPT LEVELS, AND INTERRUPT VECTOR ADDRESSES. REFER TO SECTION 7.2. IF YOUR SYSTEM DOES NOT HAVE STANDARD PERIPHERAL ADDRESSES.

2.2 STORAGE

THIS PROGRAM USES LOCATIONS 000000 THROUGH 012910.

3: LOADING PROCEDURE

THIS PROGRAM'S OBJECT TAPE IS PUNCHED IN ABSOLUTE FORMAT. THE ABB LOADER IS USED TO LOAD THE PROGRAM.

291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339

4. USE PROCEDURE

- A. UDC BUS CABLE MAY BE UNPLUGGED FROM CONTROL
- B. LOAD EITHER ADDRESS 300 FOR CONTROL DIAGNOSTIC
OR ADDRESS 204 FOR POWER FAIL TEST;
- C. PRESS START.
- D. THE PROGRAM IDENTIFIES ITSELF, TYPES SETUP INSTRUCTIONS,
SR OPTIONS MESSAGE, AND HALTS.
- E. PERFORM SETUP (STEPS A AND B), AND SELECT DESIRED SR OPTIONS,
IF ANY. NORMAL SR SETTING IS 000000.

THIS PROGRAM'S SR OPTIONS ARE:

SR13 = 1	HALT ON ERROR
SR14 = 1	ENTER SCOPE MODE
SR13 = 1	INHIBIT ERROR PRINTOUT
SR11 = 1	INHIBIT ITERATION
SR10 = 1	HALT AT END OF TEST CURRENTLY EXECUTING
SR9 = 1	SELECT THE TEST SPECIFIED BY SR7 THROUGH SR8
SR7 THROUGH SR8	= NUMBER OF TEST TO BE SELECTED

SECTION 7.1 GIVES A COMPLETE EXPLANATION OF SR OPTIONS.

- F. PRESS CONT; THE PROGRAM BEGINS EXECUTION.
- G. AT THE END OF EACH PASS THE TELETYPE BELL RINGS ONCE, AND
"END" IS TYPED.
- H. REFER TO SECTION 6.2 IF ERROR PRINTOUTS OCCUR.

EXECUTION TIME:

- A. ONE NORMAL ERROR FREE PASS TAKES APPROXIMATELY 1 MINUTES.
- B. ONE SINGLE ITERATION PASS (SR11=1) TAKES ABOUT 10 SECONDS.

*****NOT*****

THE SINGLE ITERATION PASS IS A CONVENIENT WAY TO QUICKLY
DETERMINE IF ANY SOLID PROBLEMS EXIST. FOR A THOROUGH TEST,
THE NORMAL ITERATION PASS SHOULD BE RUN.

4.1 RESTART PROCEDURE

TO RESTART THE PROGRAM WITHOUT GENERATING THE INITIAL PRINTOUTS
PROCEED AS FOLLOWS:

- A. LOAD ADDRESS 000210
- B. PERFORM STEP E OF PREVIOUS PROCEDURE.
- C. PRESS START.

341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392

5: PROGRAM AND/OR OPERATOR ACTION

5.1 NORMAL HALTS

LOC 001696 COMMON HALT. THIS HALT IS CONTAINED IN A SUBROUTINE THAT IS CALLED BY THOSE PARTS OF THE PROGRAM THAT REQUIRE THAT THE PROCESSOR STOP. THIS HALT NORMALLY OCCURS UPON COMPLETION OF NON-ERROR PRINTOUTS. THE CONSOLE DATA LIGHTS DISPLAY THE ADDRESS OF INSTRUCTION THAT GENERATED THE HALT REQUEST.

LOC 001330 ROUTINE END HALT. THIS HALT OCCURS UPON COMPLETION OF THE CURRENT TEST ROUTINE IF S010 IS SET. THE CONSOLE DATA LIGHTS DISPLAY THE NUMBER OF THE TEST JUST COMPLETED.

5.2 NORMAL PRINTOUTS

ALL NON-ERROR PRINTOUTS ARE NORMAL PRINTOUTS. INSTRUCTION, TITLE, AND USER ERROR PRINTOUTS ARE NORMAL PRINTOUTS.

6: ERRORS

ERRORS ARE REPORTED IN THIS PROGRAM BY THE FOLLOWING METHODS:

A: UNCONDITIONAL ERROR HALTS, OR
B: ERROR PRINTOUT FOLLOWED BY OPTIONAL ERROR HALT.

6.1 UNCONDITIONAL ERROR HALTS

AN UNCONDITIONAL ERROR HALT WILL OCCUR AT THE ADDRESSES LISTED BELOW IF THROUGH HARDWARE OR SOFTWARE FAILURE, PROGRAM CONTROL IS TRANSFERRED TO AN UNEXPECTED AREA BETWEEN 000000 AND 000376.

000002 RESERVED AREA
000006 ERROR TRAP
000012 RESERVED INSTRUCTION TRAP
000016 DEBUG TRAP
000022 IOT TRAP
000026 POWER FAIL TRAP
000040 THROUGH 000376 - SYSTEM SOFTWARE AND INTERRUPT VECTOR AREA, EXCEPT FOR UDC11 AND IIV VECTORS.

TO FIND OUT WHERE THE PROGRAM WAS AT THE TIME THE FAILURE OCCURRED,

A: EXAMINE CONTENTS OF REGISTER 6; (ADDRESS 177906).
B: TRANSFER THE CONTENTS OF REG 6 TO THE SR, LOAD ADDRESS AND EXAMINE.
C: THE DATA SHOWN IN THE DATA LIGHTS IS THE VALUE OF THE PC WHEN THE FAILURE OCCURRED.
D: LOCATE IN PROGRAM LISTING THE DISPLAYED PC VALUE.

394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437

(6.1 CONT'D)

E: THE INSTRUCTION THAT IMMEDIATELY PRECEDES THE ONE REFERENCED BY THE DISPLAYED PC VALUE IS THE INSTRUCTION THAT WAS/WAS BEING EXECUTED WHEN THE FAILURE OCCURRED.

AN UNCONDITIONAL ERROR HALT FAILURE IS AN ABNORMAL CONDITION INDICATING A HARDWARE FAILURE, OR MOST UNLIKELY, A PROGRAM FAILURE. THIS PROGRAM ASSUMES THAT THE PROCESSOR IS IN OPERATING CONDITION IN ORDER TO PERFORM ITS TESTS. ANY FURTHER STEPS REQUIRED TO DIAGNOSE AN UNCONDITIONAL ERROR HALT ARE NOT WITHIN THE SCOPE OF THIS PROGRAM.

6.2 ERROR PRINTOUTS

ERROR PRINTOUTS ARE GENERATED BY THE "ERRN" SUBROUTINE. THE "ERRN" SUBROUTINE IS CALLED BY AN "ERRORN" STATEMENT IN THE PROGRAM LISTING. AN ERROR PRINTOUT LOOKS AS FOLLOWS:

TXXX PC=VVVVV ICNT=ZZZZ. ADDITIONAL ERROR INFORMATION

WHERE:

TXXX IS THE NUMBER OF FAILING ROUTINE (OCTAL).

PC=VVVVV IS THE ADDRESS OF ERROR CALL.

ICNT=ZZZZ. IS THE ITERATION COUNT AT TIME OF FAILURE.

THE ADDITIONAL ERROR INFORMATION FURTHER DESCRIBES THE ERROR. THIS WILL USUALLY BE THE CONTROL AND STATUS REGISTERS.

UDCR=XXXXXX UDSR=XXXXXX

AFTER THE PRINTOUT IS COMPLETED, THE PROGRAM WILL HALT AT COMMON ERROR HALT AT LOC 002442 IF SR19 IS SET.

WHEN AN ERROR PRINTOUT OCCURS:

- A: LOOK UP THE ADDRESS REFERENCED BY PC VVVVV IN THE LISTING;
- B: OPPOSITE THE PC VALUE IN "ERRORN" STATEMENT WILL BE FOUND, AND IN THE COMMENTS SECTION, A DESCRIPTION OF THE ERROR;
- C: AT THE BEGINNING OF THE TEST ROUTINE A DESCRIPTION OF THE TEST WILL BE FOUND.

439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491

7. MISCELLANEOUS
7.1 SR OPTIONS

THE STANDARD SR OPTIONS ARE DESCRIBED HERE:

- SR13 HALT ON ERROR: WITH SR13 SET TO A 1, THE PROGRAM WILL HALT AFTER AN ERROR OCCURS. PRESSING CONT WILL CAUSE PROGRAM TO RESUME OPERATION.
- SR14 SCOPE. THIS OPTION CAUSES THE PROGRAM TO REMAIN IN THE CURRENT TEST ROUTINE. WHEN THE OPTION IS REMOVED, THE PROGRAM WILL COMPLETE THE CURRENT ROUTINE, AND WILL THEN GO ON TO THE NEXT ROUTINE.
- SR15 INHIBIT ERROR PRINTOUT. THIS OPTION IF SET, WILL REMOVE ALL ERROR PRINTOUTS.

*****NOTE*****

SCOPE MODE OPERATION IS ACHIEVED BY LOCKING THE PROGRAM IN THE CURRENT ROUTINE, INHIBITING ERROR PRINTOUTS, AND BYPASSING ERROR HALTS.

- SR11 INHIBIT ITERATION. SETTING THIS OPTION WILL CAUSE THE PROGRAM TO EXECUTE EACH TEST ONLY ONCE, INSTEAD OF THE NORMAL NUMBER OF ITERATIONS SELECTED FOR EACH TEST. TWO POSSIBLE USES OF THIS OPTION ARE:
- A. QUICK PASS. EACH TEST IS RUN ONLY ONCE.
 - B. TO SKIP OVER A FAILING ROUTINE.
- SR18 HALT AT END OF CURRENT ROUTINE. WITH THE OPTION SET, THE PROGRAM WILL HALT AT THE END OF EACH TEST, AND DISPLAY IN DATA LIGHTS THE NUMBER OF THE TEST JUST COMPLETED. THREE POSSIBLE USES OF THIS OPTION ARE:
- A. TO STEP THROUGH THE PROGRAM ONE ROUTINE AT A TIME.
 - B. WHEN THE PROGRAM HAS BEEN RUNNING FOR A WHILE, TO FIND OUT HOW FAR IT HAS PROGRESSED.
 - C. IN CASE OF A BLOW UP, ETC., TO STEP THROUGH ONE TEST AT A TIME UNTIL THE FAILURE REOCCURS. THE ROUTINE FOLLOWING THE PREVIOUSLY COMPLETED ROUTINE WOULD BE THE FAILING ROUTINE.
- SR9 SELECT ROUTINE. WITH SR9 SET, THE PROGRAM WILL GO AND EXECUTE THE ROUTINE INDICATED BY SR7 THROUGH SR8, AFTER THE CURRENT ROUTINE HAS BEEN COMPLETED. IF THE OPTION IS REMOVED, THE PROGRAM WILL PROCEED TO EXECUTE THE ROUTINES FOLLOWING THE SELECTED ROUTINE.

493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535

7.2 TESTING UDC11 AT NON-STANDARD ADDRESSES AND/OR VECTORS

THIS PROGRAM CAN TEST THE UDC11 AT NON-STANDARD ADDRESSES AND VECTORS PROVIDED THOSE ADDRESSES AND VECTORS ARE PROVIDED TO THE PROGRAM AS FOLLOWS:

A: AFTER LOADING PROGRAM REFER TO PROGRAM LISTING AND CHANGE LOCATIONS 001210 THROUGH 001244 TO REFLECT THE NEW UDC11 ADDRESSES AND VECTORS.

B: IF THE TELETYPE IS ALSO AT NON STANDARD ADDRESSES, CHANGE LOCATIONS 001200 THRU 001206 ALSO.

C: PROCEED TO USE THE PROGRAM; OR

D: USING STANDARD DUMP ROUTINES, DUMP OUT THE ENTIRE PROGRAM IN ABSOLUTE FORMAT TO HAVE AN OBJECT TAPE THAT REFLECTS YOUR SYSTEM, OR

E: DUMP OUT ONLY LOCATIONS 001210 THROUGH 001244 IN ABSOLUTE FORMAT, AND LOAD IT ALSO AFTER LOADING THE MAIN PROGRAM.

8. DESCRIPTION

THIS PROGRAM IS ORGANIZED INTO THREE MAIN SECTIONS:

- A: CONTROL ROUTINE.
- B: TEST ROUTINES.
- C: COMMON SUBROUTINES

8.1 CONTROL ROUTINE

THE CONTROL ROUTINE ASSUMES CONTROL WHEN THE PROGRAM IS STARTED. IT HAS THE FOLLOWING FUNCTIONS:

- A: CONTROLS SEQUENCE OF TEST ROUTINES.
- B: MONORS AND ACTS ON SR OPTIONS.

THE CONTROL ROUTINE IS CALLED FROM A TEST ROUTINE BY THE "SCOPE" STATEMENT.

537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572

0.2 TEST ROUTINES

THE ACTUAL TESTING IS PERFORMED BY A SET OF TEST ROUTINES THAT ARE NUMBERED SEQUENTIALLY FROM 0 TO 100 (OCTAL). EACH TEST ROUTINE IS PRECEDED BY A TEST HEADER THAT IS USED BY THE CONTROL ROUTINE IN ORDER TO PROPERLY SEQUENCE THROUGH THE TESTS. THE HEADER LOOKS AS FOLLOWS: (EXAMPLE)

```

.....
T201      20          (ROUTINE NUMBER 20)
          T21          (ADDRESS OF NEXT ROUTINE)
          100.         (TEST ITERATION COUNT)
          BAGA         (SCOPE ENTRY POINT)
.....

```

THE FIRST 2 ITEMS ARE SELF EXPLANATORY. THE TEST ITERATION COUNT INDICATES TO THE CONTROL ROUTINE THE NUMBER OF TIMES THE TEST SHOULD BE PERFORMED BEFORE GOING ON TO THE NEXT ROUTINE.

THE SCOPE ENTRY POINT INDICATES TO THE CONTROL ROUTINE THE ADDRESS IT SHOULD RETURN TO AFTER THE FIRST ITERATION. THE ADDRESS MAY NOT NECESSARILY POINT TO THE FIRST INSTRUCTION OF THE TEST.

0.3 COMMON SUBROUTINES

ALL SUBROUTINES NEEDED BY EITHER THE CONTROL ROUTINE OR TEST ROUTINES ARE GROUPED TOGETHER. THE MOST SIGNIFICANT SUBROUTINE IS THE "ERRR" SUBROUTINE, WHICH IS CALLED BY AN "ERRORR" STATEMENT AND TYPES THE TEST NUMBER AND PC VALUE WHEN A FAILURE OCCURS.

10.0 LISTING

```

574 .ENDR
575 .TITLE DZUDB-B CONTROL TEST
576 .ABS
581
582 IUOC-11 CONTROL TEST
583 IMAINDEC-11-DZUDB-B
584 ICOPYRIGHT 1971, DIGITAL EQUIPMENT CORP., MAYNARD, MASS.
585 I REVISID JAN, 1973
586 I ROBERT A. WHITTON
587 I
588 I STANDARD SR SWITCH OPTION (SWITCH SET TO A 1)
589 I
590 I
591 ISR15 = HALT ON ERROR
592 ISR14 = SCOPE
593 ISR13 = INHIBIT ERROR PRINTOUT
594 ISR12 = INHIBIT TRACE
595 ISR11 = INHIBIT ITERATIONS
596 ISR10 = HALT AT END OF CURRENT TEST
597 ISR9 = SELECT ROUTINE SPECIFIED BY SR7 THROUGH SR8
598 ISR7 THROUGH SR8 = NUMBER OF TEST ROUTINE TO BE SELECTED
599 ISYMBOL DEFINITIONS
600 I
601 000001 010001 ISR BIT DEFINITIONS
602 000002 010102
603 000004 010204
604 000010 010310
605 000020 010420
606 000040 010540
607 000100 0106100
608 000200 0107200
609 000400 0108400
610 001000 01091000
611 002000 01102000
612 004000 01114000
613 010000 011210000
614 020000 011320000
615 040000 011440000
616 100000 0115100000
617 I
618 000412 010C1001010101010 IMAINT,DEF INT,DEF SCAN EN
619 000402 010C200101010 IMAINT,DEF INT
620 000424 010C30010101010 IMAINT,IMM INT, IMM SCAN EN
621 000404 010C400101010 IMAINT,IMM INT
622 001412 010C50010C1010 IC1+STOP X
623 003412 010C60010C10101010 IC1+STOP X+Y
624 001424 010C70010C3010 IC3+STOP X
625 003424 010C80010C30101010 IC3+STOP X+Y
626 007000 010C90010101010101010 ISOP X+Y+WD

```

628				
629	000000		PRTY0=0	PRIORITY LEVEL DEFINITIONS
630	000040		PRTY1=40	
631	000100		PRTY2=100	
632	000140		PRTY3=140	
633	000200		PRTY4=200	
634	000240		PRTY5=240	
635	000300		PRTY6=300	
636	000340		PRTY7=340	
637				
638	177570		SR=177570	PROCESSOR REGISTER DEFINITIONS
639	177776		PS=177776	
640	000027		PC=X7	
641	000026		SP=X6	
642				
643	005726		POSP=005726	POP STACK, SAME AS TST (6)+
644	022626		POSP2=022626	POP STACK TWICE, SAME AS CMP (6)+,(6)+
645	005746		PUSH=005746	PUSH STACK, SAME AS TST -(6)
646	024646		PUSH2=024646	PUSH STACK TWICE, SAME AS CMP -(6),-(6)
647	000240		NOB=000240	
648	000000		OPEN=0	
649	177777		X=1	
650	000000		EMTX=0	
651	177777		TLAST=1	
652				
653				
654	000000			
655	000000			
656	000002			
657	000004			
658	000006			
659	000010			
660	000012			
661	000014			
662	000016			
663	000020			
664	000022			
665	000024			
666	000026			
667	000030			
668	000032			
669	000034			
670	000036			

MACHERI	HALT	UNASSIGNED TRAP
	HALT	ISD OVERFLOW, BUS ERROR TRAP
	HALT	RESERVED INSTRUCTION TRAP
	HALT	TRACE TRAP
	HALT	TRAP TO CALL IOX
PHAFI	PHRON	POWER FAIL TRAP
EMTVI	INT	EMT TRAP
TRAVI	HALT	TRAP TRAP

672				
676	000040	000042	.+2	
(1)	000042	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000044	000046	.+2	
(1)	000046	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000050	000052	.+2	
(1)	000052	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000054	000056	.+2	
(1)	000056	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000060	000062	.+2	
(1)	000062	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000064	000066	.+2	
(1)	000066	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000070	000072	.+2	
(1)	000072	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000074	000076	.+2	
(1)	000076	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000100	000102	.+2	
(1)	000102	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000104	000106	.+2	
(1)	000106	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000110	000112	.+2	
(1)	000112	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000114	000116	.+2	
(1)	000116	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000120	000122	.+2	
(1)	000122	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000124	000126	.+2	
(1)	000126	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000130	000132	.+2	
(1)	000132	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000134	000136	.+2	
(1)	000136	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000140	000142	.+2	
(1)	000142	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000144	000146	.+2	
(1)	000146	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000150	000152	.+2	
(1)	000152	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000154	000156	.+2	
(1)	000156	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000160	000162	.+2	
(1)	000162	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000164	000166	.+2	
(1)	000166	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000170	000172	.+2	
(1)	000172	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000174	000176	.+2	
(1)	000176	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000200	000202	.+2	
(1)	000202	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000204	000206	.+2	
(1)	000206	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000210	000212	.+2	

(1)	000212	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000214	000216	,+2	
(1)	000216	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000220	000222	,+2	
(1)	000222	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000224	000226	,+2	
(1)	000226	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000230	000232	,+2	
(1)	000232	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000234	000236	,+2	
(1)	000236	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000240	000242	,+2	
(1)	000242	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000244	000246	,+2	
(1)	000246	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000250	000252	,+2	
(1)	000252	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000254	000256	,+2	
(1)	000256	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000260	000262	,+2	
(1)	000262	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000264	000266	,+2	
(1)	000266	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000270	000272	,+2	
(1)	000272	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000274	000276	,+2	
(1)	000276	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000300	000302	,+2	
(1)	000302	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000304	000306	,+2	
(1)	000306	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000310	000312	,+2	
(1)	000312	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000314	000316	,+2	
(1)	000316	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000320	000322	,+2	
(1)	000322	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000324	000326	,+2	
(1)	000326	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000330	000332	,+2	
(1)	000332	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000334	000336	,+2	
(1)	000336	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000340	000342	,+2	
(1)	000342	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000344	000346	,+2	
(1)	000346	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000350	000352	,+2	
(1)	000352	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000354	000356	,+2	
(1)	000356	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000360	000362	,+2	
(1)	000362	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000364	000366	,+2	

(1)	000366	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000370	000372	,+2	
(1)	000372	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000374	000376	,+2	
(1)	000376	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000400	000402	,+2	
(1)	000402	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000404	000406	,+2	
(1)	000406	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000410	000412	,+2	
(1)	000412	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000414	000416	,+2	
(1)	000416	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000420	000422	,+2	
(1)	000422	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000424	000426	,+2	
(1)	000426	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000430	000432	,+2	
(1)	000432	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000434	000436	,+2	
(1)	000436	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000440	000442	,+2	
(1)	000442	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000444	000446	,+2	
(1)	000446	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000450	000452	,+2	
(1)	000452	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000454	000456	,+2	
(1)	000456	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000460	000462	,+2	
(1)	000462	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000464	000466	,+2	
(1)	000466	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000470	000472	,+2	
(1)	000472	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000474	000476	,+2	
(1)	000476	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000500	000502	,+2	
(1)	000502	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000504	000506	,+2	
(1)	000506	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000510	000512	,+2	
(1)	000512	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000514	000516	,+2	
(1)	000516	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000520	000522	,+2	
(1)	000522	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000524	000526	,+2	
(1)	000526	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000530	000532	,+2	
(1)	000532	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000534	000536	,+2	
(1)	000536	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000540	000542	,+2	

(1)	002542	000020	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	002544	000546	,+2	
(1)	002546	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	002550	000552	,+2	
(1)	002552	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	002554	000556	,+2	
(1)	002556	000020	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	002560	000562	,+2	
(1)	002562	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	002564	000566	,+2	
(1)	002566	000020	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	002570	000572	,+2	
(1)	002572	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	002574	000576	,+2	
(1)	002576	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	002600	000602	,+2	
(1)	000602	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	002604	000606	,+2	
(1)	000606	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	002610	000612	,+2	
(1)	002612	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	002614	000616	,+2	
(1)	002616	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	002620	000622	,+2	
(1)	002622	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	002624	000626	,+2	
(1)	000626	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000630	000632	,+2	
(1)	000632	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000634	000636	,+2	
(1)	000636	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000640	000642	,+2	
(1)	000642	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000644	000646	,+2	
(1)	000646	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000650	000652	,+2	
(1)	000652	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000654	000656	,+2	
(1)	000656	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000660	000662	,+2	
(1)	000662	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000664	000666	,+2	
(1)	000666	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000670	000672	,+2	
(1)	000672	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000674	000676	,+2	
(1)	000676	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000700	000702	,+2	
(1)	000702	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000704	000706	,+2	
(1)	000706	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000710	000712	,+2	
(1)	000712	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000714	000716	,+2	

(1)	000716	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000720	000722	,+2	
(1)	000722	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000724	000726	,+2	
(1)	000726	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000730	000732	,+2	
(1)	000732	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000734	000736	,+2	
(1)	000736	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000740	000742	,+2	
(1)	000742	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000744	000746	,+2	
(1)	000746	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000750	000752	,+2	
(1)	000752	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000754	000756	,+2	
(1)	000756	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000760	000762	,+2	
(1)	000762	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000764	000766	,+2	
(1)	000766	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000770	000772	,+2	
(1)	000772	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS
(1)	000774	000776	,+2	
(1)	000776	000000	HALT	ITRAPPED TO PREVIOUS ADDRESS

678		000200		.0200		
679	000200	000167	001044	JMP	START	IGO TO START OF PROGRAM
680						
681		000204		.0204		
682	000204	000167	002256	JMP	PHRTST	IPOWER FAIL TEST
683						
684		000210		.0210		
685	000210	000167	001064	JMP	GETRDY	IBYPASS INITIAL TIMEOUTS
686		000000		RO=X0		

D2

DEUDB-0 CONTROL TEST
UDC11B, SRC

MACY11,623 14-FEB-73 20194 PAGE 15-2
TYPE ROUTINE

699 001214 171774
700 001216 000234
701 001220 000236
702 001222 171772
703 001224 171770
704 001226 171000
705 001230 171002
706 001232 171004
707 001234 171010
708 001236 171020
709 001240 171040
710 001242 171100
711 001244 171200
712 001246 171400

UDSR1 171774
UTVI 234
UPL1 236
MCLK1 171772
UMOD1 171770
UDCA11 171000
UDCA21 171002
UDCA31 171004
UDCA41 171010
UDCA51 171020
UDCA61 171040
UDCA71 171100
UDCA81 171200
UDCA91 171400

IUDC11 SCAN REGISTER
IUDC11 TRAP VECTOR
IUDC11 PRIORITY LEVEL
IUDC11 MAINTENANCE CLOCK
IUDC11 RESERVED MODULE ADDRESS
IUDC11 RESERVED MODULE ADDRESS, CLASS 007
ICLASS 002
ICLASS 004
ICLASS 010
ICLASS 020
ICLASS 040
ICLASS 100
ICLASS 200
ICLASS 400

Address	Hex	Hex	Hex	Hex	Label	Instruction	Comment
714							
715						START OF TEST CONTROLLER	
716							
717	001250	012706	001100		STARTI	MOV 0100,SP	ISRT BOTTOM OF SP STACK
718	001254	009067	002650			CLR RTNNO	
719	001260	104000				TYPE	ITYPE TITLE
720	001262	003376				MTIT	
721	001264	009737	000042			TST 0042	IMONITOR LOAD
722	001270	001003				ONE GETRDY	IYES, SKIP NEXT MESSAGE
723	001272	104000				TYPE	
724	001274	003264				MSETSR	
725	001276	104003				CHALT	
726	001300	012767	004142	002624	GETRDYI	MOV 070,NXTST	IAADDRESS OF FIRST ROUTINE
727	001306	012767	000006	176470	GTADYXI	MOV 06,MACHEN	IRPSET MACHEN TRAP
728	001314	012767	000340	176454		MOV 0PRTY7,PS	ISRT PRIORITY 7
729	001322	016777	177672	177666		MOV UPL,OUTV	IRSET TRAP
730	001330	009077	177664			CLR 0UPL	
731	001334	012706	001100			MOV 0100,SP	ISRT BOTTOM OF STACK
732	001340	104004				SRESET	IISSUE RESET
733	001342	004767	000236		GTADYAI	JSR PC,FORWD	IROLL FORWARD TO NEXT ROUTINE
734	001346	032767	001000	176214		BIT 00179,SR	ICHECK SELECT ROUTINE SWITCH SET
735	001354	001002				ONE GTRDYC	IBRANCH IF SELECT ROUTINE SWITCH SET
736	001356	000177	002552			JMP 0CURTST	IGO RUN CURRENT ROUTINE
737	001362	016700	176202		GTADYCI	MOV SR,XE	IGET (SR)
738	001366	042700	177400			BIC 0177400,X0	IMASK UNDESIED BITS
739	001372	126700	002532			CMPO RTNNO,X0	ICOMPRE RTNNO TO (R0)
740	001376	001002				ONE GTRDYD	IBRANCH IF ROUTINE NOT FOUND YET
741	001400	000177	002530			JMP 0CURTST	IGO RUN ROUTINE
742	001404	022767	177777	002520	GTADYDI	CMF 0-I,NXTST	IND, CHECK FOR LAST ROUTINE
743	001412	001353				ONE GTRDYA	IBRANCH IF NOT LAST ROUTINE
744	001414	104000				TYPE	ITYPE INCORRECT RTN SELECTED
745	001416	003356				MINCRT	
746	001420	104003				CHALT	ICOMMON HALT
747	001422	000726				BR GETRDY	ISTART OVER

G2

```

799
800
801
802 301644 017767 177342 002264 002264 002264 002264 002264 002264
803 001652 017767 177336 002260 002260 002260 002260 002260 002260
804 001660 012767 003223 000166 000166 000166 000166 000166 000166
805 001666 009067 000200 000200 000200 000200 000200 000200 000200
806 001672 004567 000240 000240 000240 000240 000240 000240 000240
807 001676 004136 000240 000240 000240 000240 000240 000240 000240
808 001700 003233 000240 000240 000240 000240 000240 000240 000240
809 001702 000000 000240 000240 000240 000240 000240 000240 000240
810 001704 004567 000226 000226 000226 000226 000226 000226 000226
811 001710 004140 000240 000240 000240 000240 000240 000240 000240
812 001712 003251 000240 000240 000240 000240 000240 000240 000240
813 001714 000000 000240 000240 000240 000240 000240 000240 000240
814 001716 000421 000240 000240 000240 000240 000240 000240 000240
815 001720 012767 177777 000126 000126 000126 000126 000126 000126
816 001726 012767 000240 000122 000122 000122 000122 000122 000122
817 001734 009067 000132 000132 000132 000132 000132 000132 000132
818 001740 000413 000106 000106 000106 000106 000106 000106 000106
819 001742 011667 000102 000102 000102 000102 000102 000102 000102
820 001746 017767 000002 000110 000110 000110 000110 000110 000110
821 001754 012767 000002 000002 000002 000002 000002 000002 000002
822 001762 012767 177777 000066 000066 000066 000066 000066 000066
823 001770 032767 020000 175572 175572 175572 175572 175572 175572
824 001776 001030 000064 000064 000064 000064 000064 000064 000064
825 002000 011667 000002 000056 000056 000056 000056 000056 000056
826 002004 162767 000002 000056 000056 000056 000056 000056 000056
827 002012 004567 000120 000120 000120 000120 000120 000120 000120
828 002016 004136 000120 000120 000120 000120 000120 000120 000120
829 002020 003161 000120 000120 000120 000120 000120 000120 000120
830 002022 000003 000106 000106 000106 000106 000106 000106 000106
831 002024 004567 000106 000106 000106 000106 000106 000106 000106
832 002030 002070 000106 000106 000106 000106 000106 000106 000106
833 002032 003174 000106 000106 000106 000106 000106 000106 000106
834 002034 000006 000106 000106 000106 000106 000106 000106 000106
835 002036 004567 000162 000162 000162 000162 000162 000162 000162
836 002042 004124 000162 000162 000162 000162 000162 000162 000162
837 002044 003212 000162 000162 000162 000162 000162 000162 000162
838 002046 000005 000162 000162 000162 000162 000162 000162 000162
839 002050 104001 000162 000162 000162 000162 000162 000162 000162
840 002052 003160 000162 000162 000162 000162 000162 000162 000162
841 002054 000000 000162 000162 000162 000162 000162 000162 000162
842 002056 177777 000162 000162 000162 000162 000162 000162 000162
843 002060 104017 000162 000162 000162 000162 000162 000162 000162
844 002062 066716 000004 000004 000004 000004 000004 000004 000004
845 002066 000002 000004 000004 000004 000004 000004 000004 000004
846 002070 000000 000004 000004 000004 000004 000004 000004 000004
847 002072 000000 000004 000004 000004 000004 000004 000004 000004

```

```

|
| ERROR HANDLER
|
ERRST: MOV UDCR,UDCR; ISAVE CONTENTS OF UDCR
MOV UDSR,UDSR; ISAVE CONTENTS OF UDSR
MOV CNSTR,ERRB
CLR ERRE
JSR X5,0ACNV; I CONVERT TO ASCII
UDCR
UDSR
JSR X5,0ACNV; I CONVERT TO ASCII
UDSR
BR
ERRA=0
MOV B=1,ERRB; I SET UP ONE MESSAGE CALL
MOV B240,ERRB+2
CLR ERRE
ERRA
MOV (SP),ERRB; I DEVELOP ADDITIONAL MESSAGE ADDR.
MOV BERRB,ERRB
MOV B2,ERRE
MOV B=1,ERRB+2
BIT B0113,SR; I INHIBIT ERROR PRINT ?
BNE ERRC; I BRANCH TO INHIBIT PRINT
MOV (SP),ERRD; I DEVELOP CALLING ADDR.
SUB B2,ERRD
JSR X5,0ACNV; I CONVERT TEST 0 TO ASCII
RTNNO
MTNUM
3
JSR X5,0ACNV; I GO TO OCTAL TO ASCII CONVERT
ERRD; I SOURCE ADDRESS
MPC; I DESTINATION ADDRESS
6; I NO OF DIGITS TO CONVERT
JSR X5,0ACNV; I CONVERT ICNT TO DECIMAL ASCII
ICNT
MPCNT
5
TYPES
MEB
ERRBI: OPEN; I ERROR HEADER
-1; I ADDITIONAL ERROR MESSAGE IF ANY
ERRCI: EHALT; I GO ERR HALT IF DESIRED
ADD ERRE,(SP)
RTI
ERRDI: OPEN
ERRDI: OPEN

```

```

049
050
051
052 002074 005767 175470
053 002100 100001
054 002102 000000
055 002104 000002
056
057
058
059 002106 104015
060 002110 012567 000010
061 002114 022767 177777 000010
062 002122 001002
063 002124 104014
064 002126 000002
065 002130 104000
066 002132 000000
067 002134 000765

/
/CONDITIONAL ERROR HALT ROUTINE
/
EMLT: TST SR
      BPL EMLTA
      HALT
EMLT: RTI

/
/SUBROUTINE TO OUTPUT A SERIES OF ASCII MESSAGES ON TELETYPE PRINTER
/
TYP: SAVES
      MOV (5),TYP
      CMP #1,TYP
      RNE TYP
      RST
      RTI
TYP: TYPE
TYP: OPEN
      OR TYP+2

/GET ADDRESS OF MESSAGE TO TYP
/CHECK FOR TERMINATOR
/BRANCH IF NOT TERMINATOR

/TERMINATOR REACHED, EXIT
/CALL ON TYP SUBROUTINE TO TYPE MESSAGE
/ADDRESS OF MESSAGE GOES HERE
/GO PROCESS NEXT MESSAGE

```

```

869
870
871
872 002136 104011
873 002140 013567 000036
874 002144 012501
875 002146 012502
876 002150 060201
877 002152 014703 000044
878 002156 042703 177770
879 002162 062703 000060
880 002166 110341
881 002170 042767 000007 000024
882 002176 006067 000020
883 002202 006067 000014
884 002206 006067 000010
885 002212 003302
886 002214 001356
887 002216 104012
888 002220 000205
889 002222 000000
890
891
892
893 002224 104011
894 002226 012700 002402
895 002232 313501
896 002234 012567 000032
897 002240 012567 000030
898 002244 012702 002370
899 002250 012767 000003 000104
900 002256 012267 000104
901 002262 004767 000034
902 002266 003367 000070
903 002272 001371
904 002274 166700 000014
905 002300 010067 000004
906 002304 004567 000100
907 002310 000000
908 002312 000000
909 002314 000000
910 002316 104012
911 002320 000205

;
; SUBROUTINE FOR OCTAL TO ASCII CONVERSION
;
OACNVI SAVB4
MOV 0(5)+,OACNVX ;GET OCTAL VALUE
MOV (5)+,X1 ;GET DESTINATION ADDRESS
MOV (5)+,X2 ;GET CONVERT COUNT
ADD X2,X1 ;DEVELOP ADDR TO STORE 1ST CHAR.
OACNVAI MOV OACNVX,X3
BIC 0177770,X3 ;ISOLATE LEAST SIGNIFICANT DIGIT
ADD 060,X3 ;CONVERT DIGIT TO ASCII
MOVB X3,-(1) ;STORE ASCII CHARACTER
BIC 07,OACNVX
ROR OACNVX
ROR OACNVX
ROR OACNVX
DEC X2 ;DONE ALL DIGITS?
BNE OACNVA ;BRANCH IF NOT DONE
RST04
RTS X5 ;DONE, EXIT?
OACNVXI OPEN

;
; SUBROUTINE FOR BINARY TO DECIMAL ASCII CONVERSION
;
BDCNVI SAVB4
MOV 0DECVAL,X0 ;SAVE REGS
MOV 0(5)+,X1 ;SET UP ADDR TO STORE DECIMAL ASCII
MOV (5)+,BDCNVC ;BINARY VALUE TO R1
MOV (5)+,BDCNV5 ;DESTINATION ADDR TO BDCNVC
MOV (5)+,BDCNV5 ;CHARACTER COUNT TO BDCNVC
MOV 0A0TENP,X2 ;ADDR OF TEN POWER STRING
MOV 05,CNVCTR ;SET UP FOR 5 POWER CONVERSIONS
BDCNVAI MOV (2)+,TENPWA ;MOVE POWER OF TEN VALUE
JSR PC,SUBTEN ;PERFORM CONVERSION
DEC CNVCTR ;DONE 5 CONVERSIONS?
BNE BDCNVA ;BRANCH IF NOT YET
SUB BDCNVC,X0
MOV X0,BDCNV5
JSR X5,BMOVE
BDCNVBI OPEN
BDCNVC: OPEN
BDCNVD: OPEN
RST04
RTS X5 ;RESTORE REGS AND EXIT

```

```

913
914 002322 000007 000036      I
915 002326 166701 000034      SUBTENI CLR      DIGIT
916 002332 103403      SUBTNAI SUB      TENPWR,X1      I SUBTRACT TEN POWER FROM BINARY VALUE
917 002334 000207 000024      OCS      SUBTND      I BRANCH IF UNSUCCESSFUL SUBTRACTION
918 002340 000772      INC      DIGIT
919 002342 066721 000020      BR      SUBTNA
920 002346 062767 000060 000010 SUBTNDI ADD      TENPWR,X1      I RESTORE SUBTRACTED VALUE.
921 002354 116720 000004      ADD      #00,DIGIT      I CONVERT (DIGIT) TO ASCII
922 002360 000207      MOV      DIGIT,(0)+      I MOVE ASCII CHAR TO DECVAL FIELD
923 002362 000000      RTS      PC      I EXIT
924 002364 000000      CNVCTRI OPEN
925 002366 000000      DIGITI OPEN
926 002370 023420      TENPWRI OPEN
927 002372 001790      ADTENPI 10000.
928 002374 000144      1000.
929 002376 000012      100.
930 002400 000001      10.
931 002402 040      1.
931 002402 040      040      040 DECVALI .BYTE 040,040,040,040,P40,P40
931 002405 040      040      040
932
933      I
934      I SUBROUTINE TO MOVE A VARIABLE NUMBER OF BYTES
935 002410 104011      I
936 002412 012501      BMOVEI SAV04      I SAVE REGS
937 002414 012502      MOV      (5)+,X1      I GET FROM ADDRESS
938 002416 012503      MOV      (5)+,X2      I GET TO ADDRESS
939 002420 112122      MOV      (5)+,X3      I GET COUNT
940 002422 000303      BMOVAI MOV      (1)+,(2)+      I MOVE BYTE
941 002424 001375      DEC      X3      I DECREMENT COUNT
942 002426 104012      ONE      BMOVA      I BRANCH IF NOT DONE
943 002430 000205      RST04      I RESTORE REGS AND EXIT
943      RTS      X3
944
945      I
946      I UNEXPECTED POWER FAIL SERVICE
947 002432 012767 002442 175364 PHARDNI MOV      @PHRUP,PHRPL      I SET UP FOR POWER UP
948 002440 000000      HALT
949 002442 012706 001100 PHARUPI MOV      @1100,SP      I RESTORE STACK POINTER
950 002446 012767 002432 175390      MOV      @PHARDN,PHRPL      I SET UP FOR POWER DOWN
951 002454 000005      RESET
952 002456 104000      TYPE      I TYPE RECOVERY MESSAGE
953 002460 003532      MPRP
954 002462 000167 176612      JMP      GETRDYX      I GO TO NEXT TEST

```

```

956
957      ; POWER FAIL TEST
958      ;
959      002466 012706 001100      PHRTSTi MOV      0100,SP      ISET UP SP AND STATUS
960      002472 012767 002566 175324      MOV      0PWRDT,PWRPL      ISET UP FOR POWER DOWN
961      002500 012777 002620 176510      MOV      0PWFDC,OUTV
962      002506 012777 000300 176504      MOV      0PRTY0,OUPL
963      002514 104000      TYPE
964      002516 003453      MPWRT
965      002520 012706 001100      PHUDCI MOV      0100,SP
966      002524 012777 000036 176460      MOV      036,0UDCR      ISET UP UDC CONTROL
967      002532 012767 000000 175236      MOV      0PRTY0,PS
968      002540 032777 040000 176444      PHUDCAi BIT      00114,0UDCR      ITEST POWER FAIL BIT
969      002546 001774      BEQ      PHUDCA      IBRANCH IF CLEAR
970      002550 000240      NOP      IALLOW TRAP TO START
971      002552 000240      NOP
972      002554 104000      TYPE
973      002556 003571      MPUDC      IEARCR; POWER FAIL BIT SET + NO TRAP
974      002560 000001      WAIT
975      002562 000005      RESET
976      002564 000755      BR
977      002566 012767 002576 175230      PHADTi MOV      0PWRDT,PWRPL      ISET UP FOR POWER UP
978      002574 000000      HALT
979      002576 012767 002566 175220      PHAUTi MOV      0PWRDT,PWRPL
980      002604 012706 001100      MOV      0100,SP
981      002610 000005      RESET
982      002612 104000      TYPE
983      002614 003532      MPWRF
984      002616 000740      BR
985      002620 032777 040000 176364      PHPDCi BIT      00114,0UDCR
986      002626 001404      BEQ      PHPDCX
987      002630 104000      TYPE
988      002632 003645      MPUDOK
989      002634 000005      RESET
990      002636 000730      BR      PHUDC
991      002640 104000      PHPDCXi TYPE
992      002642 003721      MPUDNG
993      002644 000005      RESET
994      002646 000724      BR      PHUDC

```


996					
997					
998					
999	002650	011646			
1000	002652	102716	000002		
1001	002656	017616	000000		
1002	002662	121667	001232		
1003	002666	101402			
1004	002670	000000			
1005	002672	000776			
1006	002674	006116			
1007	002676	042716	177001		
1008	002702	062716	004060		
1009	002706	017616	000000		
1010	002712	000136			
1011					
1012					
1013					
1014	002714	102015			
1015	002716	010500			
1016	002720	009740			
1017	002722	000000			
1018	002724	104014			
1019	002726	000002			
1020					
1021					
1022					
1023	002730	104013			
1024	002732	012700	052525		
1025	002736	009100			
1026	002740	010067	177770		
1027	002744	000005			
1028	002746	104016			
1029	002750	000002			
1030					
1031					
1032					
1033	002752	104015			
1034	002754	012500			
1035	002756	012701	177742		
1036	002762	062701	000300		
1037	002766	000301			
1038	002770	001376			
1039	002772	009300			
1040	002774	001372			
1041	002776	104014			
1042	003000	000002			

/			
/EMT HANDLER			
/EMTINT:		MOV	(SP),=(SP)
		SUB	#2,(SP)
		MOV	#(SP),(SP)
		CHPB	(SP),EMTLIN
		BLOS	EMTA
		HALT	
		OR	,=2
	EMTA:	ROL	(SP)
		BIC	#177001,(SP)
		ADD	#EMTTAB,(SP)
		MOV	#(SP),(SP)
		JMP	#(SP)+
			/GET SAVED PC
			/INCREMENT PC BY 2
			/CHECK IF CALL WITHIN LIMITS
			/CALL IS NOT WITHIN LIMITS
			/EMT ARG X 2
			/REMOVE 7 MSB
			/FORM EMT RTN ADDRESS
			/GO TO EMT RETURN
/			
/SUBROUTINE FOR COMMON HALTS			
/CHLT:		SAV055	
		MOV	X5,X0
		TST	-(0)
		HALT	
		RST055	
		RTI	
			/DEVELOP ADDRESS OF CALLER
			/HALT ADDRESS OF CALL INSTRUCTION
			/IN DATA LIGHTS
/			
/SUBROUTINE TO ISSUE RESET			
/SRSETT:		SAV055	
		MOV	#52525,X0
		COM	X0
		MOV	X0,SRSETT+4
		RESET	
		RST055	
		RTI	
			/DATA TO RB
			/ISSUE RESET, RB IS DISPLAYED
/			
/SUBROUTINE TO DELAY A SPECIFIED NUMBER OF MILLISECONDS			
/DL9:		SAV055	
		MOV	(5)+,X0
		MOV	#36,X1
		ADD	#300,X1
	DL9A:	DEC	X1
	DL9B:	BNE	DL9B
		DEC	X0
		BNE	DL9A
		RST055	
		RTI	
			/DELAY COUNTER TO RB
			/CONSTANT FOR TRAP TIME
			/1 MSEC COUNT TO R1
			/INCREMENT 1 MSEC COUNT
			/BRANCH IF NOT 0
			/DECREMENT IT
			/BRANCH IF NOT DONE DELAYING
			/EXIT

```

1044
1045      |
1046      | SUBROUTINE TO SAVE REGS 0-4
1047      |
1047      003022  012666  177764      SV041  MOV      (SP)+, -12, (SP)  I MOVE PC+PS UP STACK
1048      003026  012666  177764      MOV      (SP)+, -12, (SP)
1049      003012  012767  000002  000046      MOV      RRT1, SV05C
1050      003020  000414      BR      SV250
1051
1052      |
1053      | SUBROUTINE TO SAVE REGS 0-5 AND PLACE ENT PC IN R5
1054      |
1054      003022  012767  000240  000036  SV0531  MOV      @N0P, SV05C
1055      003030  000403      BR      SV05A
1056
1057      |
1058      | SUBROUTINE TO SAVE REGS 0-5
1059      |
1059      003032  012767  000002  000026  SV051  MOV      RRT1, SV05C      I MOVE PC+PS UP STACK
1060      003040  012666  177762      SV05A1  MOV      (SP)+, -14, (SP)
1061      003044  012666  177762      MOV      (SP)+, -14, (SP)
1062      003050  010546      MOV      X5, -(SP)
1063      003052  010446      SV05B1  MOV      X4, -(SP)
1064      003054  010346      MOV      X3, -(SP)
1065      003056  010246      MOV      X2, -(SP)
1066      003060  010146      MOV      X1, -(SP)
1067      003062  010046      MOV      X0, -(SP)
1068      003064  024646      PUSH2
1069      003066  000002      SV05C1  RTI      I RTI OR NOP
1070      003070  016625  000020      MOV      16, (SP), X5      I ENT PC TO R5
1071      003074  000002      RTI
1072
1073      |
1074      | SUBROUTINE TO RESTORE REGS 0-4
1075      |
1075      003076  022626      RS041  POPSP2
1076      003100  012620      MOV      (SP)+, X0
1077      003102  012601      MOV      (SP)+, X1
1078      003104  012602      MOV      (SP)+, X2
1079      003106  012603      MOV      (SP)+, X3
1080      003110  012604      MOV      (SP)+, X4
1081      003112  016646  177764      MOV      -12, (SP), -(SP)  I MOVE PC+PS DOWN STACK
1082      003116  016646  177764      MOV      -12, (SP), -(SP)
1083      003122  000002      RTI
1084
1085      |
1086      | SUBROUTINE TO RESTORE REGS 0-5
1087      |
1088      |
1088      003124  010566  000020      RS0531  MOV      X5, 16, (SP)      I SET ENT PC TO R5
1089
1090      |
1091      | SUBROUTINE TO RESTORE REGS 0-5
1092      |
1092      003130  022626      RS051  POPSP2
1093      003132  012600      MOV      (SP)+, X0
1094      003134  012601      MOV      (SP)+, X1
1095      003136  012602      MOV      (SP)+, X2
1096      003140  012603      MOV      (SP)+, X3
1097      003142  012604      MOV      (SP)+, X4
1098      003144  012605      MOV      (SP)+, X5
1099      003146  016646  177762      MOV      -14, (SP), -(SP)  I MOVE PC+PS DOWN STACK
1100      003152  016646  177762      MOV      -14, (SP), -(SP)

```



```

1090 003156 000002 RTI
1099
1100 ASCII MESSAGES
1101
1102 003160 124
1103 003161 040 020040 020040 MENDI .ASCII (Y)
003166 020040 041520 020075 MNUMI .ASCII / PC /
1104 003174 020040 020040 020040 MPDI .ASCII / IEND /
003202 020040 041511 052116
003210 020075
1105 003212 020040 020040 027040 MIENDI .ASCII / ;(<19><12>
003220 003015 000
1106 003223 040 052440 041504 MSRI .ASCII / UDCR /
003230 036522 040
1107 003233 040 020040 020040 MUOCR .ASCII / UDSR /
003240 020040 052440 051504
003246 036522 040
1108 003251 040 020040 020040 MUOSRI .ASCII / (<19><12>
003256 020040 006440 000012
1109 003264 042523 020124 051123 MSETSR .ASCII /SET SR OPTIONS. NORMAL SR = 000000./
003272 047440 052120 047511
003300 051516 020056 047516
003306 046522 046101 051440
003314 020122 020075 030060
003322 030060 030060 094
1110 003327 040 044124 047105 .ASCII / WHEN PRESS CONTINUE/(<19><12>
003334 050040 042522 051523
003342 041440 047117 044524
003350 052516 006505 000012
1111 003356 047111 040526 044514 MINCRTI .ASCII /INVALID TEST/(<19><12>
003364 020104 042524 052123
003372 006496 000012
1112 003376 003015 042125 026503 MTTI .ASCII (<19><12> /UDC=1I CONTROL TEST = MAINDEC=1I=0ZUDB-A/(<19><12>
003404 030401 041440 047117
003412 051124 046117 052040
003420 051505 020124 020055
003426 040515 047111 042504
003434 026503 030401 042055
003442 052532 041104 040455
003450 003015 000
1113 003453 015 050012 053517 MPWRTI .ASCII (<19><12> /POWER FAIL TEST: WAITING FOR POWER FAILURE/(<19><12>
003460 051105 043040 044501
003466 020114 042524 052123
003474 020073 040527 052111
003502 047111 020107 047506
003510 020122 047520 042527
003516 020122 040506 046111
003524 051125 006505 000012
1114 003532 042522 047503 042526 MPWRFI .ASCII /RECOVERED FROM POWER FAILURE/(<19><12>
003540 042522 020104 051106
003546 046517 050040 053517
003554 051105 043040 044501
003562 052514 042522 003015
003570 000

```

```

1115 003571      125 041504 050040 MPUDCI ,ASCIZ /UDC POWER FAIL BIT SET, NO TRAP INITIATED/<15><12>
      003576 053517 051105 043040
      003604 044501 020114 044502
      003612 020124 042523 020124
      003620 047040 020117 051124
      003626 050101 044440 044516
      003634 044524 052101 042105
      003642 005015      000
1116 003645      122 041505 053117 MPUDOKI ,ASCIZ /RECOVERED FROM UDC EXPANDER POWER FAILURE/<15><12>
      003652 051105 042105 043040
      003660 047522 020115 042125
      003666 020103 054105 040520
      003674 042116 051105 050040
      003702 053517 051105 043040
      003710 044501 052514 042522
      003716 005015      000
1117 003721      124 040522 050120 MPUDNGI ,ASCII /TRAPPED DUE TO UDC EXPANDER POWER FAILURE, /<15><12>
      003726 042105 042040 042525
      003734 052040 020117 042125
      003742 020103 054105 040520
      003750 042116 051105 050040
      003756 053517 051105 043040
      003764 044501 052514 042522
      003772 020054 005015
1118 003776 047510 042527 042526 ,ASCIZ /HOWEVER ERROR BIT NOT SET IN STATUS WORD/<15><12>
      004004 020122 051105 047522
      004012 020122 044502 020124
      004020 047516 020124 042523
      004026 020124 047111 051440
      004034 040524 052524 020123
      004042 047527 042122 005015
      004050      000
1119 004051      007
1120 004052 047105 000504 000012 MPBENDI ,BYTE 007
      ,ASCIZ /END/<15><12>
      ,EVEN
      |
      | EMT DEFINITIONS AND ASSIGNMENTS
      |
      | EMTTAB:
      |
      | TYPE=EMT+EMTX
      | ,WORD STYPE
      | EMTX=EMTX+1
      | TYPE=EMT+EMTX
      | ,WORD TYPB
      | EMTX=EMTX+1
      | ERROR=EMT+EMTX
      | ,WORD ERR
      | EMTX=EMTX+1
      | CHALT=EMT+EMTX
      | ,WORD CHLT
      | EMTX=EMTX+1
      | SRESET=EMT+EMTX
      | ,WORD SRESET
      | EMTX=EMTX+1
1121
1122
1123
1124
1125 004060
1126      104000
1127 004060 001100
1128      000001
1129      104001
1130 004062 002106
1131      000002
1132      104002
1133 004064 001720
1134      000003
1135      104003
1136 004066 002714
1137      000004
1138      104004
1139 004070 002730
1140      000005

```

1141		104005	SCOPE=EMT+EMTX
1142	004072	001424	,WORD CHAINN
1143		000006	EMTX=EMTX+1
1144		104006	ERROR10EMT+EMTX
1145	004074	001742	,WORD ERR1
1146		000007	EMTX=EMTX+1
1147		104007	ERROR30EMT+EMTX
1148	004076	001644	,WORD ERRST
1149		000010	EMTX=EMTX+1
1150		104010	DELAY0EMT+EMTX
1151	004100	002752	,WORD DLY
1152		000011	EMTX=EMTX+1
1153		104011	SAV040EMT+EMTX
1154	004102	003002	,WORD SV04
1155		000012	EMTX=EMTX+1
1156		104012	RST040EMT+EMTX
1157	004104	003076	,WORD RS04
1158		000013	EMTX=EMTX+1
1159		104013	SAV050EMT+EMTX
1160	004106	003032	,WORD SV05
1161		000014	EMTX=EMTX+1
1162		104014	RST050EMT+EMTX
1163	004110	003124	,WORD RS05
1164		000015	EMTX=EMTX+1
1165		104015	SAV0550EMT+EMTX
1166	004112	003022	,WORD SV055
1167		000016	EMTX=EMTX+1
1168		104016	RST0550EMT+EMTX
1169	004114	003130	,WORD RS05
1170		000017	EMTX=EMTX+1
1171		104017	EMALT0EMT+EMTX
1172	004116	002074	,WORD EMLT
1173		000020	EMTX=EMTX+1
1174	004120	000017	EMTLINI EMTX-1
1175			I
1176			ISTORAGE
1177			I
1178	004122	000000	ICTRI OPEN
1179	004124	000000	ICNTI OPEN
1180	004126	000000	SCOPIRI OPEN
1181	004130	000000	RTNNOI OPEN
1182	004132	000000	NXTSTI OPEN
1183	004134	000000	CURTSTI OPEN
1184	004136	000000	UDCRTI OPEN
1185	004140	000000	UDSRTI OPEN

ICURRENT ITERATION COUNT
IACCUMULATED ITERATION COUNT
ICURRENT SCOPE POINTER

```

1187
1188
1189
1190
1191
1192 004142 000000
1193 004144 004174
1194 004146 001750
1195 004150 004152
1196 000000
1197
1198
1199 004152 012767 004160 173624
1200 004160 009777 175026
1201 004164 104005
1202 004166 104002
1203 004170 022626
1204 004172 104005
1205
1206
1207 004174 000001
1208 004176 004226
1209 004200 001750
1210 004202 004204
1211 000001
1212
1213
1214 004204 012767 004220 173572
1215 004212 009777 174776
1216 004216 104005
1217 004220 104002
1218 004222 022626
1219 004224 104005
1220
1221
1222 004226 000002
1223 004230 004260
1224 004232 001750
1225 004234 004236
1226 000002
1227
1228
1229 004236 012767 004252 173540
1230 004244 009777 174756
1231 004250 104005
1232 004252 104002
1233 004254 022626
1234 004256 104005
1235
1236
1237 004260 000003
1238 004262 004312
1239 004264 001750
1240 004266 004270

```

```

/
/START OF TEST ROUTINES
/
/
/.....
T0/      0
/          T1
/          1000.
/          A1A
/          X=X+1
/ROUTINE NUMBER 0
/ADDRESS OF NEXT ROUTINE
/TEST ITERATION COUNT
/SCOPE ENTRY POINT
/
/.....
/TEST ABILITY TO REFERENCE UDCR WITHOUT TRAPPING
A1A/      MOV      @A1B,MACHEN
/          TST      @UDCR
/          SCOPE
/          ERROR
/          POPSP2
/          SCOPE
/SET UP BUS TRAP ERROR
/REFERENCE UDCR
/IF NO TRAP OCCURS
/TRAPPED WHEN REFERENCING UDCR
/
/.....
T1/      1
/          T2
/          1000.
/          A2A
/          X=X+1
/ROUTINE NUMBER 1
/ADDRESS OF NEXT ROUTINE
/TEST ITERATION COUNT
/SCOPE ENTRY POINT
/
/.....
/TEST ABILITY TO REFERENCE UDSR WITHOUT TRAPPING
A2A/      MOV      @A2B,MACHEN
/          TST      @UDSR
/          SCOPE
/          ERROR
/          POPSP2
/          SCOPE
/SET UP BUS TRAP ERROR
/REFERENCE UDSR
/IF NO TRAP OCCURS
/TRAPPED WHEN REFERENCING UDSR
/
/.....
T2/      2
/          T3
/          1000.
/          A3A
/          X=X+1
/ROUTINE NUMBER 2
/ADDRESS OF NEXT ROUTINE
/TEST ITERATION COUNT
/SCOPE ENTRY POINT
/
/.....
/TEST ABILITY TO REFERENCE UDCA1 WITHOUT TRAPPING
A3A/      MOV      @A3B,MACHEN
/          TST      @UDCA1
/          SCOPE
/          ERROR
/          POPSP2
/          SCOPE
/SET UP BUS TRAP ERROR
/REFERENCE UDCA1
/IF NO TRAP OCCURS
/TRAPPED WHEN REFERENCING UDCA1
/
/.....
T3/      3
/          T4
/          1000.
/          A4A
/ROUTINE NUMBER 3
/ADDRESS OF NEXT ROUTINE
/TEST ITERATION COUNT
/SCOPE ENTRY POINT
/

```

1241		0000023			XBX+1	
1242						
1243						
1244	004270	012767	004304	173506	A4A1	MOV #A40,MACHEN
1245	004276	009777	174726			TST 0UDCA2
1246	004302	104005				SCOPE
1247	004304	104002			A401	ERROR
1248	004306	022626				POPSP2
1249	004310	104005				SCOPE
1250						
1251						
1252	004312	000004			T41	4
1253	004314	004344				T5
1254	004316	001750				1000.
1255	004320	004322				ASA
1256		000004				XBX+1
1257						
1258						
1259	004322	012767	004336	173494	A5A1	MOV #A50,MACHEN
1260	004330	009777	174676			TST 0UDCA3
1261	004334	104005				SCOPE
1262	004336	104002			A501	ERROR
1263	004340	022626				POPSP2
1264	004342	104005				SCOPE
1265						
1266						
1267	004344	000005			T51	5
1268	004346	004376				T6
1269	004350	001750				1000.
1270	004352	004354				A6A
1271		000005				XBX+1
1272						
1273						
1274	004354	012767	004370	173422	A6A1	MOV #A60,MACHEN
1275	004362	009777	174646			TST 0UDCA4
1276	004366	104005				SCOPE
1277	004370	104002			A601	ERROR
1278	004372	022626				POPSP2
1279	004374	104005				SCOPE
1280						
1281						
1282	004376	000006			T61	6
1283	004400	004430				T7
1284	004402	001750				1000.
1285	004404	004406				A7A
1286		000006				XBX+1
1287						
1288						
1289	004406	012767	004422	173370	A7A1	MOV #A70,MACHEN
1290	004414	009777	174616			TST 0UDCA5
1291	004420	104005				SCOPE
1292	004422	104002			A701	ERROR
1293	004424	022626				POPSP2
1294	004426	104005				SCOPE

63

PC	Address	Instruction	Comment
1349	004556	012767	004572 173220 A11A1 MOV #A110,MACHEN ISET UP BUS TRAP ERROR
1350	004564	009777	174456 TST UDCAR REFERENCE UDCAR
1351	004570	104005	SCOPE FOR IF NO TRAP OCCURS
1352	004572	104002	A11B1 ERROR ITRAPPED WHEN REFERENCING UDCAR
1353	004574	022626	POPSR2
1354	004576	104005	SCOPE
1355			
1356			
1357	004600	000013	T131 13 ROUTINE NUMBER 13
1358	004602	004704	T14 ADDRESS OF NEXT ROUTINE
1359	004604	000144	100. ITEST ITERATION COUNT
1360	004606	004610	B1A ISCOPE ENTRY POINT
1361		000013	X=X+1
1362			
1363			ITEST THAT UDCR BIT 0 CAN BE SET AND CLEARED
1364	004610	009077	174376 B1A1 CLR UDCR ICLEAR UDCR
1365	004614	052777	000001 174370 BIS #BIT0,UDCR ISET UDCR BIT 0
1366	004622	032777	000001 174362 BIT #BIT0,UDCR ISEE IF BIT IS SET
1367	004630	001002	ONE .+6 IBRANCH IF SET
1368	004632	104002	ERROR IBIT 0 FAILED TO SET
1369	004634	104005	SCOPE
1370	004636	042777	000001 174346 BIC #BIT0,UDCR ICLEAR UDCR BIT 0
1371	004644	032777	000001 174340 BIT #BIT0,UDCR ISEE IF BIT HAS CLEARED
1372	004652	001401	BEQ .+4 IBRANCH IF BIT IS CLEAR
1373	004654	104002	ERROR IBIT 0 DID NOT CLEAR
1374	004656	052777	000001 174326 BIS #BIT0,UDCR ISET UDCR BIT 0 (RIF)
1375	004664	009777	174356 TST UDCAR IADDRESS MODULE
1376	004670	032777	000001 174314 BIT #BIT0,UDCR
1377	004676	001001	ONE .+4
1378	004700	104002	ERROR IRIIF CLEARED BIT 0
1379	004702	104005	SCOPE
1380			
1381			
1382	004704	000014	T141 14 ROUTINE NUMBER 14
1383	004706	004704	T15 ADDRESS OF NEXT ROUTINE
1384	004710	000144	100. ITEST ITERATION COUNT
1385	004712	004714	B2A ISCOPE ENTRY POINT
1386		000014	X=X+1
1387			
1388			ITEST THAT UDCR BIT 1 CAN BE SET AND CLEARED
1389	004714	009077	174272 B2A1 CLR UDCR ICLEAR UDCR
1390	004720	052777	000002 174264 BIS #BIT1,UDCR ISET UDCR BIT 1
1391	004726	032777	000002 174256 BIT #BIT1,UDCR ISEE IF BIT IS SET
1392	004734	001002	ONE .+6 IBRANCH IF SET
1393	004736	104002	ERROR IUDCR BIT 1 FAILED TO SET
1394	004740	104005	SCOPE
1395	004742	042777	000002 174242 BIC #BIT1,UDCR ICLEAR UDCR BIT 1
1396	004750	032777	000002 174234 BIT #BIT1,UDCR ISEE IF BIT IS CLEAR
1397	004756	001401	BEQ .+4 IBRANCH IF BIT IS CLEAR
1398	004760	104002	ERROR IUDCR BIT 1 FAILED TO CLEAR
1399	004762	104005	SCOPE
1400			
1401			
1402	004764	000015	T151 15 ROUTINE NUMBER 15

1403	004766	009044			T16		ADDRESS OF NEXT ROUTINE	.
1404	004770	009144			100.		TEST ITERATION COUNT	.
1405	004772	004774			03A		SCOPE ENTRY POINT	.
1406		000015			X=X+1			.
1407					I.....			
1408					TEST THAT UDCR BIT 2 CAN BE SET AND CLEARED			
1409	004774	009077	174212		03A1	CLR	UDCR	ICLEAR UDCR
1410	005000	052777	000004	174204		BIS	#BIT2,UDCR	ISSET UDCR BIT 2
1411	005006	032777	000004	174176		BIT	#BIT2,UDCR	ISPE IF BIT IS SET
1412	005014	001002				BNE	,+6	IBRANCH IF SET
1413	005016	104002				ERROR		UDCR BIT 2 FAILED TO SET
1414	005020	104005				SCOPE		
1415	005022	042777	000004	174162		BIC	#BIT2,UDCR	ICLEAR UDCR BIT 2
1416	005030	032777	000004	174154		BIT	#BIT2,UDCR	ISPE IF BIT IS CLEAR
1417	005036	001401				REQ	,+4	IBRANCH IF BIT IS CLEAR
1418	005040	104002				ERROR		UDCR BIT 2 FAILED TO CLEAR
1419	005042	104005				SCOPE		
1420					I.....			
1421					ROUTINE NUMBER 16			
1422	005044	000016			T161	16		ADDRESS OF NEXT ROUTINE
1423	005046	009124				T17		TEST ITERATION COUNT
1424	005050	000144				100.		SCOPE ENTRY POINT
1425	005052	009054				04A		
1426		000016				X=X+1		
1427					I.....			
1428					TEST THAT UDCR BIT 3 CAN BE SET AND CLEARED			
1429	005054	009077	174132		04A1	CLR	UDCR	ICLEAR UDCR
1430	005060	052777	000010	174124		BIS	#BIT3,UDCR	ISSET UDCR BIT 3
1431	005066	032777	000010	174116		BIT	#BIT3,UDCR	ISPE IF BIT IS SET
1432	005074	001002				BNE	,+6	IBRANCH IF SET
1433	005076	104002				ERROR		UDCR BIT 3 FAILED TO SET
1434	005100	104005				SCOPE		
1435	005102	042777	000010	174102		BIC	#BIT3,UDCR	ICLEAR UDCR BIT 3
1436	005110	032777	000010	174074		BIT	#BIT3,UDCR	ISPE IF BIT IS CLEAR
1437	005116	001401				REQ	,+4	IBRANCH IF BIT IS CLEAR
1438	005120	104002				ERROR		UDCR BIT 3 FAILED TO CLEAR
1439	005122	104005				SCOPE		
1440					I.....			
1441					ROUTINE NUMBER 17			
1442	005124	000017			T171	17		ADDRESS OF NEXT ROUTINE
1443	005126	009204				T20		TEST ITERATION COUNT
1444	005130	000144				100.		SCOPE ENTRY POINT
1445	005132	009134				05A		
1446		000017				X=X+1		
1447					I.....			
1448					TEST THAT UDCR BIT 4 CAN BE SET AND CLEARED			
1449	005134	009077	174052		05A1	CLR	UDCR	ICLEAR UDCR
1450	005140	052777	000020	174044		BIS	#BIT4,UDCR	ISSET UDCR BIT 4
1451	005146	032777	000020	174036		BIT	#BIT4,UDCR	ISPE IF BIT IS SET
1452	005154	001002				BNE	,+6	IBRANCH IF SET
1453	005156	104002				ERROR		UDCR BIT 4 FAILED TO SET
1454	005160	104005				SCOPE		
1455	005162	042777	000020	174022		BIC	#BIT4,UDCR	ICLEAR UDCR BIT 4
1456	005170	032777	000020	174014		BIT	#BIT4,UDCR	ISPE IF BIT IS CLEAR


```
1457 005176 001401          BEQ      ,+4          IBRANCH IF BIT IS CLEAR
1458 005200 104002          ERROR          UDCR BIT 4 FAILED TO CLEAR
1459 005202 104005          SCOPE
1460
1461          I .....
1462 005204 000020          T20: 20          ROUTINE NUMBER 20
1463 005206 000264          T21          ADDRESS OF NEXT ROUTINE
1464 005210 000144          100.          TEST ITERATION COUNT
1465 005212 000214          06A          SCOPE ENTRY POINT
1466          XBX+1          I .....
1467          I .....
1468          ITEST THAT UDCR BIT 0 CAN BE SET AND CLEARED
1469 005214 000077 173772          06A: CLR      UDCR          CLEAR UDCR
1470 005220 052777 000400 173764          BIS      0010,UDCR          SET UDCR BIT 0
1471 005226 032777 000400 173756          BIT      0010,UDCR          SEE IF BIT IS SET
1472 005234 001002          ONE      ,+4          BRANCH IF SET
1473 005236 104002          ERROR          UDCR BIT 0 FAILED TO SET
1474 005240 104005          SCOPE
1475 005242 042777 000400 173742          BIC      0010,UDCR          CLEAR UDCR BIT 0
1476 005250 032777 000400 173734          BIT      0010,UDCR          SEE IF BIT IS CLEAR
1477 005256 001401          BEQ      ,+4          BRANCH IF BIT IS CLEAR
1478 005260 104002          ERROR          UDCR BIT 0 FAILED TO CLEAR
1479 005262 104005          SCOPE
1480
1481          I .....
1482 005264 000021          T21: 21          ROUTINE NUMBER 21
1483 005266 000344          T22          ADDRESS OF NEXT ROUTINE
1484 005270 000144          100.          TEST ITERATION COUNT
1485 005272 000274          07A          SCOPE ENTRY POINT
1486          XBX+1          I .....
1487          I .....
1488          ITEST THAT UDCR BIT 9 CAN BE SET AND CLEARED
1489 005274 000077 173712          07A: CLR      UDCR          CLEAR UDCR
1490 005300 052777 001000 173704          BIS      0019,UDCR          SET UDCR BIT 9
1491 005306 032777 001000 173696          BIT      0019,UDCR          SEE IF BIT IS SET
1492 005314 001002          ONE      ,+4          BRANCH IF SET
1493 005316 104002          ERROR          UDCR BIT 9 FAILED TO SET
1494 005320 104005          SCOPE
1495 005322 042777 001000 173662          BIC      0019,UDCR          CLEAR UDCR BIT 9
1496 005330 032777 001000 173654          BIT      0019,UDCR          SEE IF BIT IS CLEAR
1497 005336 001401          BEQ      ,+4          BRANCH IF BIT IS CLEAR
1498 005340 104002          ERROR          UDCR BIT 9 FAILED TO CLEAR
1499 005342 104005          SCOPE
1500
1501          I .....
1502 005344 000022          T22: 22          ROUTINE NUMBER 22
1503 005346 000424          T23          ADDRESS OF NEXT ROUTINE
1504 005350 000144          100.          TEST ITERATION COUNT
1505 005352 000354          08A          SCOPE ENTRY POINT
1506          XBX+1          I .....
1507          I .....
1508          ITEST THAT UDCR BIT 10 CAN BE SET AND CLEARED
1509 005354 000077 173632          08A: CLR      UDCR          CLEAR UDCR
1510 005360 052777 002000 173624          BIS      00110,UDCR          SET UDCR BIT 10
```

1511	005366	032777	002000	173616	BIT	#BIT10,UDCR	ISSE IF BIT IS SET
1512	005374	001002			BNE	,+4	IBRANCH IF SET
1513	005376	104002			ERROR		IUDCR BIT 10 FAILED TO SET
1514	005400	104005			SCOPE		
1515	005402	042777	002000	173602	BIC	#BIT10,UDCR	ICLEAR UDCR BIT 10
1516	005410	032777	002000	173574	BIT	#BIT10,UDCR	ISSE IF BIT IS CLEAR
1517	005416	001401			BEQ	,+4	IBRANCH IF BIT IS CLEAR
1518	005420	104002			ERROR		IUDCR BIT 10 FAILED TO CLEAR
1519	005422	104005			SCOPE		
1520							
1521							
1522	005424	000023			T231	23	ROUTINE NUMBER 23
1523	005426	000504				T24	ADDRESS OF NEXT ROUTINE
1524	005430	000144				100.	TEST ITERATION COUNT
1525	005432	000434				89A	SCOPE ENTRY POINT
1526		000023				X=X+1	
1527							
1528							
1529	005434	000077	173552		ITEST THAT UDCR BIT 11 CAN BE SET AND CLEARED		
1530	005440	052777	004000	173544	B9A1	CLR	UDCR
1531	005446	032777	004000	173536	BIS	#BIT11,UDCR	ISSET UDCR BIT 11
1532	005454	001002			BIT	#BIT11,UDCR	ISSE IF BIT IS SET
1533	005456	104002			BNE	,+4	IBRANCH IF SET
1534	005460	104005			ERROR		IUDCR BIT 11 FAILED TO SET
1535	005462	042777	004000	173522	SCOPE		
1536	005470	032777	004000	173514	BIC	#BIT11,UDCR	ICLEAR UDCR BIT 11
1537	005476	001401			BIT	#BIT11,UDCR	ISSE IF BIT IS CLEAR
1538	005500	104002			BEQ	,+4	IBRANCH IF BIT IS CLEAR
1539	005502	104005			ERROR		IUDCR BIT 11 FAILED TO CLEAR
1540					SCOPE		
1541							
1542	005504	000024			T241	24	ROUTINE NUMBER 24
1543	005506	000540				T25	ADDRESS OF NEXT ROUTINE
1544	005510	000005				5.	TEST ITERATION COUNT
1545	005512	000514				C1A	SCOPE ENTRY POINT
1546		000024				X=X+1	
1547							
1548							
1549	005514	052777	000001	173470	ITEST THAT RESET INSTRUCTION CLEARS UDCR BIT 0		
1550	005522	104004			C1A1	BIS	#BIT0,UDCR
1551	005524	032777	000001	173460	SRESET		ISSET UDCR BIT 0
1552	005532	001401			BIT	#BIT0,UDCR	ISSUE RESET TO CLEAR BIT
1553	005534	104002			BEQ	,+4	ISSE IF BIT IS CLEAR
1554	005536	104005			ERROR		IBRANCH IF BIT IS CLEAR
1555					SCOPE		IRESET FAILED TO CLEAR UDCR BIT 0
1556							
1557	005540	000025			T251	25	ROUTINE NUMBER 25
1558	005542	000574				T26	ADDRESS OF NEXT ROUTINE
1559	005544	000005				5.	TEST ITERATION COUNT
1560	005546	000550				C2A	SCOPE ENTRY POINT
1561		000025				X=X+1	
1562							
1563							
1564	005550	052777	000002	173434	ITEST THAT RESET INSTRUCTION CLEARS UDCR BIT 1		
					C2A1	BIS	#BIT1,UDCR
							ISSET UDCR BIT 1

1565	005556	104004			SRESET		ISSUE RESET TO CLEAR BIT
1566	005560	032777	000002	173424	BIT	#BIT1,UDCA	ISSE IF BIT IS CLEAR
1567	005566	001401			BEG	,+4	IBRANCH IF BIT IS CLEAR
1568	005570	104002			ERROR		IRESET FAILED TO CLEAR UDCA BIT 1
1569	005572	104005			SCOPE		
1570							
1571							
1572	005574	000026			T261	26	ROUTINE NUMBER 26
1573	005576	000630				T27	ADDRESS OF NEXT ROUTINE
1574	005600	000005				9.	ITEST ITERATION COUNT
1575	005602	000604				C3A	SCOPE ENTRY POINT
1576		000026				XBX+1	
1577							
1578							
1579	005604	052777	000004	173400	ITEST THAT RESET INSTRUCTION CLEARS UDCA BIT 2		
1580	005612	104004			C3A1	BIT	#BIT2,UDCA
1581	005614	032777	000004	173370	SRESET		ISSUE RESET TO CLEAR BIT
1582	005622	001401			BIT	#BIT2,UDCA	ISSE IF BIT IS CLEAR
1583	005624	104002			BEG	,+4	IBRANCH IF BIT IS CLEAR
1584	005626	104005			ERROR		IRESET FAILED TO CLEAR UDCA BIT 2
1585					SCOPE		
1586							
1587	005630	000027			T271	27	ROUTINE NUMBER 27
1588	005632	000604				T30	ADDRESS OF NEXT ROUTINE
1589	005634	000005				9.	ITEST ITERATION COUNT
1590	005636	000640				C4A	SCOPE ENTRY POINT
1591		000027				XBX+1	
1592							
1593							
1594	005640	052777	000010	173344	ITEST THAT RESET INSTRUCTION CLEARS UDCA BIT 3		
1595	005646	104004			C4A1	BIT	#BIT3,UDCA
1596	005650	032777	000010	173334	SRESET		ISSUE RESET TO CLEAR BIT
1597	005656	001401			BIT	#BIT3,UDCA	ISSE IF BIT IS CLEAR
1598	005660	104002			BEG	,+4	IBRANCH IF BIT IS CLEAR
1599	005662	104005			ERROR		IRESET FAILED TO CLEAR UDCA BIT 3
1600					SCOPE		
1601							
1602	005664	000030			T301	30	ROUTINE NUMBER 30
1603	005666	000720				T31	ADDRESS OF NEXT ROUTINE
1604	005670	000005				9.	ITEST ITERATION COUNT
1605	005672	000674				C5A	SCOPE ENTRY POINT
1606		000030				XBX+1	
1607							
1608							
1609	005674	052777	000020	173310	ITEST THAT RESET INSTRUCTION CLEARS UDCA BIT 4		
1610	005702	104004			C5A1	BIT	#BIT4,UDCA
1611	005704	032777	000020	173300	SRESET		ISSUE RESET TO CLEAR BIT
1612	005712	001401			BIT	#BIT4,UDCA	ISSE IF BIT IS CLEAR
1613	005714	104002			BEG	,+4	IBRANCH IF BIT IS CLEAR
1614	005716	104005			ERROR		IRESET FAILED TO CLEAR UDCA BIT 4
1615					SCOPE		
1616							
1617	005720	000031			T311	31	ROUTINE NUMBER 31
1618	005722	000754				T32	ADDRESS OF NEXT ROUTINE

1619	005724	000005			9;	ITEST ITERATION COUNT	•
1620	005726	000730			C6A	ISCOPE ENTRY POINT	•
1621		000031			X=X+1		•
1622					/...../		
1623					ITEST THAT RESET INSTRUCTION CLEARS UDCR BIT 5		
1624	005730	052777	000040	173254	C6A1	BIS #BIT5,UDCR	ISSET UDCR BIT 5
1625	005736	104004			SRESET		ISSUE RESET TO CLEAR BIT
1626	005740	032777	000040	173244	BIT	#BIT5,UDCR	ISSE IF BIT IS CLEAR
1627	005746	001401			BEO	,+4	IBRANCH IF BIT IS CLEAR
1628	005750	104002			ERROR		IRESET FAILED TO CLEAR UDCR BIT 5
1629	005752	104005			SCOPE		
1630					/		
1631					/...../		
1632	005754	000032			T321	32	ROUTINE NUMBER 32
1633	005756	000010			T33		ADDRESS OF NEXT ROUTINE
1634	005760	000005			9;		ITEST ITERATION COUNT
1635	005762	000764			C7A		ISCOPE ENTRY POINT
1636		000032			X=X+1		•
1637					/...../		
1638					ITEST THAT RESET INSTRUCTION CLEARS UDCR BIT 6		
1639	005764	052777	000100	173220	C7A1	BIS #BIT6,UDCR	ISSET UDCR BIT 6
1640	005772	104004			SRESET		ISSUE RESET TO CLEAR BIT
1641	005774	032777	000100	173210	BIT	#BIT6,UDCR	ISSE IF BIT IS CLEAR
1642	006002	001401			BEO	,+4	IBRANCH IF BIT IS CLEAR
1643	006004	104002			ERROR		IRESET FAILED TO CLEAR UDCR BIT 6
1644	006006	104005			SCOPE		
1645					/		
1646					/...../		
1647	006010	000033			T331	33	ROUTINE NUMBER 33
1648	006012	000044			T34		ADDRESS OF NEXT ROUTINE
1649	006014	000005			9;		ITEST ITERATION COUNT
1650	006016	000020			C8A		ISCOPE ENTRY POINT
1651		000033			X=X+1		•
1652					/...../		
1653					ITEST THAT RESET INSTRUCTION CLEARS UDCR BIT 7		
1654	006020	052777	000200	173164	C8A1	BIS #BIT7,UDCR	ISSET UDCR BIT 7
1655	006026	104004			SRESET		ISSUE RESET TO CLEAR BIT
1656	006030	032777	000200	173154	BIT	#BIT7,UDCR	ISSE IF BIT IS CLEAR
1657	006036	001401			BEO	,+4	IBRANCH IF BIT IS CLEAR
1658	006040	104002			ERROR		IRESET FAILED TO CLEAR UDCR BIT 7
1659	006042	104005			SCOPE		
1660					/		
1661					/...../		
1662	006044	000034			T341	34	ROUTINE NUMBER 34
1663	006046	000100			T35		ADDRESS OF NEXT ROUTINE
1664	006050	000005			9;		ITEST ITERATION COUNT
1665	006052	000034			C9A		ISCOPE ENTRY POINT
1666		000034			X=X+1		•
1667					/...../		
1668					ITEST THAT RESET INSTRUCTION CLEARS UDCR BIT 8		
1669	006054	052777	000400	173130	C9A1	BIS #BIT8,UDCR	ISSET UDCR BIT 8
1670	006062	104004			SRESET		ISSUE RESET TO CLEAR BIT
1671	006064	032777	000400	173120	BIT	#BIT8,UDCR	ISSE IF BIT IS CLEAR
1672	006072	001401			BEO	,+4	IBRANCH IF BIT IS CLEAR

1673	000074	104022			ERROR		IRFSET FAILED TO CLEAR UDCR BIT 9
1674	000076	104035			SCOPE		
1675							
1676							
1677	000100	000035					
1678	000102	000134					
1679	000104	000025					
1680	000106	000110					
1681		000035					
1682							
1683							
1684	000110	032777	001000	173074	C10A1	BIS	#BIT9,UDCR
1685	000116	104024			SRESET		
1686	000120	032777	001000	173064	BIT	#BIT9,UDCR	
1687	000126	001401			BEG	,+4	
1688	000130	104002			ERROR		
1689	000132	104035			SCOPE		
1690							
1691							
1692	000134	000036					
1693	000136	000170					
1694	000140	000025					
1695	000142	000144					
1696		000036					
1697							
1698							
1699	000144	032777	002000	173040	C11A1	BIS	#BIT10,UDCR
1700	000152	104004			SRESET		
1701	000154	032777	002000	173030	BIT	#BIT10,UDCR	
1702	000162	001401			BEG	,+4	
1703	000164	104002			ERROR		
1704	000166	104035			SCOPE		
1705							
1706							
1707	000170	000037					
1708	000172	000224					
1709	000174	000025					
1710	000176	000200					
1711		000037					
1712							
1713							
1714	000200	032777	004000	173004	C12A1	BIS	#BIT11,UDCR
1715	000206	104004			SRESET		
1716	000210	032777	004000	172774	BIT	#BIT11,UDCR	
1717	000216	001401			BEG	,+4	
1718	000220	104002			ERROR		
1719	000222	104035			SCOPE		
1720							
1721							
1722	000224	000040					
1723	000226	000200					
1724	000230	000025					
1725	000232	000234					
1726		000040					

```

1727      I.....
1728      ITEST THAT RESET INSTRUCTION CLEARS UDCR BIT 12
1729      006234 052777 010000 172750 C13AI BIS #BIT12,UDCR ISET UDCR BIT 12
1730      006242 104004 SRESET IISSUE RESET TO CLEAR BIT
1731      006244 032777 010000 172740 BIT #BIT12,UDCR ISEE IF BIT IS CLEAR
1732      006252 001401 BEQ ,+4 IBRANCH IF BIT IS CLEAR
1733      006254 104002 ERROR IRESET FAILED TO CLEAR UDCR BIT 12
1734      006256 104005 SCOPE
1735      I
1736      I.....
1737      006260 000041 T41 41 ROUTINE NUMBER 41
1738      006262 006314 T42 ADDRESS OF NEXT ROUTINE
1739      006264 000005 S, ITEST ITERATION COUNT
1740      006266 006270 C14A ISCOPE ENTRY POINT
1741      000041 XBX+1
1742      I
1743      ITEST THAT RESET INSTRUCTION CLEARS UDCR BIT 13
1744      006270 052777 020000 172714 C14AI BIS #BIT13,UDCR ISET UDCR BIT 13
1745      006276 104004 SRESET IISSUE RESET TO CLEAR BIT
1746      006300 032777 020000 172704 BIT #BIT13,UDCR ISEE IF BIT IS CLEAR
1747      006306 001401 BEQ ,+4 IBRANCH IF BIT IS CLEAR
1748      006310 104002 ERROR IRESET FAILED TO CLEAR UDCR BIT 13
1749      006312 104005 SCOPE
1750      I
1751      I.....
1752      006314 000042 T42 42 ROUTINE NUMBER 42
1753      006316 006350 T43 ADDRESS OF NEXT ROUTINE
1754      006320 000005 S, ITEST ITERATION COUNT
1755      006322 006324 C15A ISCOPE ENTRY POINT
1756      000042 XBX+1
1757      I
1758      ITEST THAT RESET INSTRUCTION CLEARS UDCR BIT 14
1759      006324 052777 040000 172600 C15AI BIS #BIT14,UDCR ISET UDCR BIT 14
1760      006332 104004 SRESET IISSUE RESET TO CLEAR BIT
1761      006334 032777 040000 172650 BIT #BIT14,UDCR ISEE IF BIT IS CLEAR
1762      006342 001401 BEQ ,+4 IBRANCH IF BIT IS CLEAR
1763      006344 104002 ERROR IRESET FAILED TO CLEAR UDCR BIT 14
1764      006346 104005 SCOPE
1765      I
1766      I.....
1767      006350 000043 T43 43 ROUTINE NUMBER 43
1768      006352 006404 T44 ADDRESS OF NEXT ROUTINE
1769      006354 000005 S, ITEST ITERATION COUNT
1770      006356 006360 C16A ISCOPE ENTRY POINT
1771      000043 XBX+1
1772      I
1773      ITEST THAT RESET INSTRUCTION CLEARS UDCR BIT 15
1774      006360 052777 100000 172624 C16AI BIS #BIT15,UDCR ISET UDCR BIT 15
1775      006366 104004 SRESET IISSUE RESET TO CLEAR BIT
1776      006370 032777 100000 172614 BIT #BIT15,UDCR ISEE IF BIT IS CLEAR
1777      006376 001401 BEQ ,+4 IBRANCH IF BIT IS CLEAR
1778      006400 104002 ERROR IRESET FAILED TO CLEAR UDCR BIT 15
1779      006402 104005 SCOPE
1780      I

```


24

1035	006606	127727	172402	000340	CMPB	0UDSR,0340	
1036	006614	001402			BEG	,+6	
1037	006616	104007			ERRORS		ix DID NOT COUNT TO 7
1038	006620	104005			SCOPE		
1039	006622	009777	172364		TST	0UDCR	
1040	006626	001402			BEG	,+6	ibRANCH IF CONT REG CLEAR
1041	006630	104007			ERRORS		
1042	006632	104005			SCOPE		
1043	006634	009777	172362		TST	0MCLK	
1044	006640	027727	172346	100000	CMP	0UDCR,0BITIS	ionLY SCAN ERROR SHOULD BE SET
1045	006646	001401			BEG	,+6	
1046	006650	104007			ERRORS		
1047	006652	104005			SCOPE		
1048							
1049							
1050	006654	009046					
1051	006656	007110					
1052	006660	000062					
1053	006662	006664					
1054		000046					
1055							
1056							
1057	006664	104004					
1058	006666	013777	001400	172316	RESET	0BIT9BIT0,0UDCR	icLEAR SCAN REGISTER
1059	006674	009777	172322		MOV		iset STOP X+MAIN?
1060	006700	127727	172310	000004	TST	0MCLK	igENERATE STROBE
1061	006706	001402			CMPB	0UDSR,04	icHECK COUNT
1062	006710	104007			BEG	,+6	ibRANCH IF COUNT CORRECT
1063	006712	104005			ERRORS		iy DID NOT COUNT TO 1
1064	006714	009777	172302		SCOPE		
1065	006720	127727	172270	000010	TST	0MCLK	
1066	006726	001402			CMPB	0UDSR,010	
1067	006730	104007			BEG	,+6	iy DID NOT COUNT TO 2
1068	006732	104005			ERRORS		
1069	006734	009777	172262		SCOPE		
1070	006740	127727	172250	000014	TST	0MCLK	
1071	006746	001402			CMPB	0UDSR,014	
1072	006750	104007			BEG	,+6	iy DID NOT COUNT TO 3
1073	006752	104005			ERRORS		
1074	006754	009777	172242		SCOPE		
1075	006760	127727	172230	000020	TST	0MCLK	
1076	006766	001402			CMPB	0UDSR,020	
1077	006770	104007			BEG	,+6	iy DID NOT COUNT TO 4
1078	006772	104005			ERRORS		
1079	006774	009777	172222		SCOPE		
1080	007000	127727	172210	000024	TST	0MCLK	
1081	007006	001402			CMPB	0UDSR,024	
1082	007010	104007			BEG	,+6	iy DID NOT COUNT TO 5
1083	007012	104005			ERRORS		
1084	007014	009777	172202		SCOPE		
1085	007020	127727	172170	000030	TST	0MCLK	
1086	007026	001402			CMPB	0UDSR,030	
1087	007030	104007			BEG	,+6	iy DID NOT COUNT TO 6
1088	007032	104005			ERRORS		
					SCOPE		

```

I
I.....
T461 46 ROUTINE NUMBER 46
      T47 ADDRESS OF NEXT ROUTINE
      50; TEST ITERATION COUNT
      D24 SCOPE ENTRY POINT
      X=X+1
I
I.....

```

```

I.....
ITEST THAT Y SCAN REG COUNTS CORRECTLY USING MAIN CLOCK
D2A1 RESET icLEAR SCAN REGISTER

```

```

      MOV 0BIT9BIT0,0UDCR iset STOP X+MAIN?
      TST 0MCLK igENERATE STROBE
      CMPB 0UDSR,04 icHECK COUNT
      BEG ,+6 ibRANCH IF COUNT CORRECT
      ERRORS iy DID NOT COUNT TO 1
      SCOPE

```

```

      TST 0MCLK
      CMPB 0UDSR,010
      BEG ,+6
      ERRORS iy DID NOT COUNT TO 2
      SCOPE

```

```

      TST 0MCLK
      CMPB 0UDSR,014
      BEG ,+6
      ERRORS iy DID NOT COUNT TO 3
      SCOPE

```

```

      TST 0MCLK
      CMPB 0UDSR,020
      BEG ,+6
      ERRORS iy DID NOT COUNT TO 4
      SCOPE

```

```

      TST 0MCLK
      CMPB 0UDSR,024
      BEG ,+6
      ERRORS iy DID NOT COUNT TO 5
      SCOPE

```

```

      TST 0MCLK
      CMPB 0UDSR,030
      BEG ,+6
      ERRORS iy DID NOT COUNT TO 6
      SCOPE

```


1889	007034	009777	172162		TST	0MCLK	
1890	007040	127727	172150	000034	CMPO	0UDSR,034	
1891	007046	001402			BEQ	,+6	
1892	007050	104007			ERRORS		iv DID NOT COUNT TO 7
1893	007052	104005			SCOPE		
1894	007054	027727	172132	001400	CMPO	0UDCR,0BIT0101010	ISR IF ONLY STOP X+MAINT SET
1895	007062	001402			BEQ	,+6	
1896	007064	104007			ERRORS		
1897	007066	104005			SCOPE		
1898	007070	009777	172126		TST	0MCLK	ISTROBE TO ERROR
1899	007074	027727	172112	101400	CMPO	0UDCR,0BIT1510101010	ONLY SCAN ERR,STP X,MAINT SET
1900	007102	001401			BEQ	,+4	
1901	007104	104007			ERRORS		
1902	007106	104005			SCOPE		
1903							
1904							
1905	007110	000047					
1906	007112	007244					
1907	007114	000062					
1908	007116	007120					
1909		000047					
1910							
1911							
1912	007120	104004					
1913	007122	012777	003400	172062			
1914	007130	009777	172066				
1915	007134	127727	172054	000001			
1916	007142	001402					
1917	007144	104007					
1918	007146	104005					
1919	007150	009777	172046				
1920	007154	127727	172034	000002			
1921	007162	001402					
1922	007164	104007					
1923	007166	104005					
1924	007170	009777	172026				
1925	007174	127727	172014	000003			
1926	007202	001402					
1927	007204	104007					
1928	007206	104005					
1929	007210	027727	171776	003400			
1930	007216	001402					
1931	007220	104007					
1932	007222	104005					
1933	007224	009777	171772				
1934	007230	027727	171756	103400			
1935	007236	001401					
1936	007240	104007					
1937	007242	104005					
1938							
1939							
1940	007244	000050					
1941	007246	007334					
1942	007250	000144					

1943	007252	007254			E1A		ISCOPE ENTRY POINT	•
1944		000090			X0X+1			•
1945								
1946					TEST THAT DEF INT CAN BE GENERATED BY MAINT + DEF INT EN			
1947	007254	012777	000402	171730	E1A1	MOV	#BITC2,0UDCR	ISSET MAINT+DEF INT EN
1948	007262	032777	010000	171722		BIT	#BIT12,0UDCR	ICHECK DEF INT BEING GENERATED
1949	007270	001002				BNE	,+6	IBRANCH IF SET
1950	007272	104007				ERRORS		
1951	007274	104005				SCOPE		
1952	007276	032777	020000	171706		BIT	#BIT13,0UDCR	ICHECK IF IMM INT SET
1953	007304	001402				BEQ	,+6	IBRANCH IF CLEAR
1954	007306	104007				ERRORS		
1955	007310	104005				SCOPE		
1956	007312	042777	000400	171672		BIC	#BIT8,0UDCR	ICLEAR MAINT FLOP
1957	007320	032777	010000	171664		BIT	#BIT12,0UDCR	ICHECK IF DEF INT CLEAR
1958	007326	001401				BEQ	,+4	IBRANCH IF CLEAR
1959	007330	104007				ERRORS		
1960	007332	104005				SCOPE		
1961								
1962								
1963	007334	000091			T511	91		ROUTINE NUMBER 91
1964	007336	007442				T52		ADDRESS OF NEXT ROUTINE
1965	007340	000012				101		TEST ITERATION COUNT
1966	007342	007344				E2A		ISCOPE ENTRY POINT
1967		000091				X0X+1		
1968								
1969						TEST THAT DEF SCAN STARTS AND SETS SCAN ERROR, NO TRAP #807		
1970	007344	104004			E2A1	SRESET		
1971	007346	012777	000412	171636		MOV	#BITC1,0UDCR	ISSET MAINT,DEF INT,DEF SCAN EN
1972	007354	104010				DELAY		
1973	007356	000001				1		IWAIT 1 MS
1974	007360	032777	100000	171624		BIT	#BIT15,0UDCR	IDID SCAN ERROR SET?
1975	007366	001002				BNE	,+6	IBRANCH IF BIT IS SET
1976	007370	104007				ERRORS		
1977	007372	104005				SCOPE		
1978	007374	032777	000040	171610		BIT	#BIT5,0UDCR	IDID SCAN ERROR SET DEF DONE?
1979	007402	001002				BNE	,+6	IBRANCH IF BIT IS SET
1980	007404	104007				ERRORS		
1981	007406	104005				SCOPE		
1982	007410	104004				SRESET		
1983	007412	032777	100000	171572		BIT	#BIT15,0UDCR	IDID SCAN ERROR CLEAR?
1984	007420	001402				BEQ	,+6	IBRANCH IF CLEAR
1985	007422	104007				ERRORS		
1986	007424	104005				SCOPE		
1987	007426	032777	000040	171556		BIT	#BIT5,0UDCR	IDID DEF SCAN DONE CLEAR?
1988	007434	001401				BEQ	,+4	IBRANCH IF CLEAR
1989	007436	104007				ERRORS		
1990	007440	104005				SCOPE		
1991								
1992								
1993	007442	000092			T521	92		ROUTINE NUMBER 92
1994	007444	007516				T53		ADDRESS OF NEXT ROUTINE
1995	007446	000012				101		TEST ITERATION COUNT
1996	007450	007492				E20A		ISCOPE ENTRY POINT

```
1997      000092      XXX+1      i
1998
1999      007452  104004      000412  171530      ITEST THAT RIF DOES NOT SET WITH DEF START SCAN
2000      007454  012777      000001  171522      E2BA1  SRESET      INITIALIZE CONTROL
2001      007462  032777      MOV      @B1TC1,OUOCR      ISET MAINT,DEF INT,DEF SCAN EN
2002      007470  001402      BIT      @B1T0,OUOCR      IOD RIF SET WITH START SCAN
2003      007472  104007      BEQ      .+6      IBRANCH IF RIF CLEAR
2004      007474  104005      ERRORS
2005      007476  104010      SCOPE
2006      007500  000001      DELAY      IWAIT FOR SCAN DONE
2007      007502  022777      120452  171502      1      CMP      @120452,OUOCR      ISCAN ERR,DEF INT,MAINT,DEF SCAN DONE
2008      007510  001001      BNE      .+4      IDEF SCAN EN,DEF INT EN
2009      007512  104007      ERRORS      ISHOULD ALL BE SET
2010      007514  104005      SCOPE
2011
2012
2013      007516  000093      T531      53      ROUTINE NUMBER 53
2014      007520  007572      T54      ADDRESS OF NEXT ROUTINE
2015      007522  000012      101      ITEST ITERATION COUNT
2016      007524  007526      E2CA      SCOPE ENTRY POINT
2017      000093      XXX+1      i
2018
2019      007526  104004      ITEST THAT RIF DOES NOT CLEAR WITH DEF START SCAN
2020      007530  012777      000413  171494      E2CA1  SRESET      INITIALIZE CONTROL
2021      007536  032777      000001  171446      MOV      @B1TC1@B1T0,OUOCR      ISET MAINT,DEF INT,DEF SCAN,RIF
2022      007544  001002      BIT      @B1T0,OUOCR      IOD RIF CLEAR WITH START SCAN
2023      007546  104007      BNE      .+6      IBRANCH IF RIF SET
2024      007550  104005      ERRORS
2025      007552  104010      SCOPE
2026      007554  000001      DELAY
2027      007556  022777      120453  171426      1      CMP      @120453,OUOCR      ISCAN ERR,D INT,MAINT,D SCAN DONE
2028      007564  001001      BNE      .+4      ID SCAN EN,D INT EN ALL SET
2029      007566  104007      ERRORS
2030      007570  104005      SCOPE
2031
2032
2033      007572  000094      T541      54      ROUTINE NUMBER 54
2034      007574  007646      T55      ADDRESS OF NEXT ROUTINE
2035      007576  000012      101      ITEST ITERATION COUNT
2036      007600  007602      E3A      SCOPE ENTRY POINT
2037      000094      XXX+1      i
2038
2039      007602  104004      ITEST THAT SCAN ERROR SETS SCAN VALUE TO ALL ONES
2040      007604  012777      000416  171400      E3A1  SRESET
2041      007612  104010      MOV      @B1TC1@B1T2,OUOCR      ISET MAINT,DEF INT,DEF SCAN EN,IMM EN
2042      007614  000001      DELAY      IWAIT 1 MS
2043      007616  127727      171372  000377      1      CMPB     OUDSR,0377      ICHECK IF SCAN VALUE 377
2044      007624  001402      BEQ      .+6      IBRANCH IF SCAN = 377
2045      007626  104007      ERRORS
2046      007630  104005      SCOPE
2047      007632  104004      SRESET
```

2051	007634	100777	171354	TSTB	0UDSR	IDID RESET CLEAR SCAN REGISTER?
2052	007640	001401		BEQ	,+4	IBRANCH IF CLEARED
2053	007642	104007		ERRORS		
2054	007644	104005		SCOPE		
2055						
2056						
2057	007646	000095		T591	95	ROUTINE NUMBER 95
2058	007650	007736		T56		ADDRESS OF NEXT ROUTINE
2059	007652	000144		100.		TEST ITERATION COUNT
2060	007654	007696		E4A		SCOPE ENTRY POINT
2061		000095		X=X+1		
2062						
2063						
2064	007656	012777	000412 171326	E4A1	MOV	0BITC1,0UDCR
2065	007664	104010		DELAY		ISSET MAINT,DEF INT+SCAN EN
2066	007666	000001				WAIT UNTIL ERROR AND DONE SETS
2067	007670	042777	000012 171314	1		
2068	007676	052777	000002 171306	BIC	0BIT10BIT3,0UDCR	ISSET DEF INT EN LOW+HIGH+CLEAR DEF SCAN EN
2069	007704	000240		BIS	0BIT1,0UDCR	ITD CLEAR SCAN EN+DONE
2070	007706	032777	100000 171276	NOP		WAIT FOR DLY CLEAR DONE
2071	007714	001402		BIT	0BIT15,0UDCR	IDID SCAN ERROR CLEAR?
2072	007716	104007		BEQ	,+4	IBRANCH IF CLEAR
2073	007720	104005		ERRORS		
2074	007722	032777	000040 171262	SCOPE		
2075	007730	001401		BIT	0BIT5,0UDCR	IDID DEF SCAN DONE CLEAR?
2076	007732	104007		BEQ	,+4	IBRANCH IF CLEAR
2077	007734	104005		ERRORS		
2078				SCOPE		
2079						
2080	007736	000096				
2081	007740	010004		T561	96	ROUTINE NUMBER 96
2082	007742	000144		T57		ADDRESS OF NEXT ROUTINE
2083	007744	007746		100.		TEST ITERATION COUNT
2084		000096		E5A		SCOPE ENTRY POINT
2085				X=X+1		
2086						
2087	007746	012777	000403 171236	E5A1	MOV	0BITC20BIT0,0UDCR
2088	007754	104010		DELAY		ISSET MAINT,RIP+DEF INT
2089	007756	000001				WAIT, SCAN SHOULD NOT START
2090	007760	032777	000040 171224	1		
2091	007766	001402		BIT	0BIT5,0UDCR	ICHECK IF DEF SCAN DONE CLEAR
2092	007770	104007		BEQ	,+4	IBRANCH IF CLEAR
2093	007772	104005		ERRORS		
2094	007774	052777	000014 171210	SCOPE		
2095	010002	104010		BIS	0BIT30BIT2,0UDCR	ISSET DEF SCAN EN,IMM INT
2096	010004	000001		DELAY		WAIT FOR ERROR+DONE
2097	010006	042777	000400 171176	1		
2098	010014	032777	000001 171170	BIC	0BIT0,0UDCR	ICLEAR TO PREVENT NEW SCAN
2099	010022	001002		BIT	0BIT0,0UDCR	IDID RIP STAY SET?
2100	010024	104007		ONE	,+4	IBRANCH IF SET
2101	010026	104005		ERRORS		
2102	010030	009777	171204	SCOPE		
2103	010034	000240		TST	0UDCA6	ADDRESS MOD TO RIP
2104	010036	032777	100040 171146	NOP		WAIT FOR DEL CLR DONE
				BIT	0BIT150BIT9,0UDCR	IDID RIP CLEAR ERROR+DONE?

2105	010044	001401			BEO	,+4	IBRANCH IF CLEAR
2106	010046	104007			ERRORS		
2107	010050	032777	000001	171134	BIT	00170,0UDCR	ITS RIP STILL SET?
2108	010056	001001			BNE	,+4	IBRANCH IF SET
2109	010060	104007			ERRORS		ICLARED IN ERROR
2110	010062	104005			SCOPE		
2111							
2112							
2113	010064	000057					
2114	010066	010146			T57:	57	ROUTINE NUMBER 57
2115	010070	001750				T60	ADDRESS OF NEXT ROUTINE
2116	010072	010074				1000.	ITEST ITERATION COUNT
2117		000057				E6A	SCOPE ENTRY POINT
2118						X0X+1	
2119							
2120	010074	012777	001412	171110	ITEST THAT Y FAULT CAN BE GENERATED IN DEF MODE, NO TRAPS PS=7		
2121	010102	104010			E6A:	MOV	00175,0UDCR
2122	010104	000001				DELAY	
2123	010106	032777	100000	171076		1	
2124	010114	001002			BIT	00175,0UDCR	ITEST IF SCAN ERROR SET
2125	010116	104007			BNE	,+4	IBRANCH IF SET
2126	010120	104005			ERRORS		
2127	010122	032777	000040	171062	SCOPE		
2128	010130	001002			BIT	00175,0UDCR	ITEST IF DEF DONE SET
2129	010132	104007			BNE	,+4	IBRANCH IF SET
2130	010134	104005			ERRORS		
2131	010136	042777	000001	171046	SCOPE		
2132	010144	104005			BIC	00170,0UDCR	IGENERATE RIP
2133					SCOPE		
2134							
2135	010146	000060					
2136	010150	010230			T60:	60	ROUTINE NUMBER 60
2137	010152	001750				T61	ADDRESS OF NEXT ROUTINE
2138	010154	010156				1000.	ITEST ITERATION COUNT
2139		000060				E7A	SCOPE ENTRY POINT
2140						X0X+1	
2141							
2142	010156	012777	003412	171026	ITEST THAT WD FAULT CAN BE GENERATED IN DEF MODE, NO TRAPS PS=7		
2143	010164	104010			E7A:	MOV	00176,0UDCR
2144	010166	000001				DELAY	
2145	010170	032777	100000	171014		1	
2146	010176	001002			BIT	00175,0UDCR	ITEST IF SCAN ERROR SET
2147	010200	104007			BNE	,+4	IBRANCH IF SET
2148	010202	104005			ERRORS		
2149	010204	032777	000040	171000	SCOPE		
2150	010212	001002			BIT	00175,0UDCR	ITEST IF DEF DONE SET
2151	010214	104007			BNE	,+4	IBRANCH IF SET
2152	010216	104005			ERRORS		
2153	010220	042777	000001	170764	SCOPE		
2154	010226	104005			BIC	00170,0UDCR	IGENERATE RIP
2155					SCOPE		
2156							
2157	010230	000061					
2158	010232	010310			T61:	61	ROUTINE NUMBER 61
						T62	ADDRESS OF NEXT ROUTINE

```

2159 010234 001790      1000.      ITEST ITERATION COUNT
2160 010236 010240      E8A      ISCOPE ENTRY POINT
2161      000061      X=X+1
2162      I.....
2163 ITEST THAT DEF INT WITH STOP X,Y,WD SET WILL NOT SET ERROR
2164 010240 012777 007402 170744 E8A1 MOV 001TC2101TC9,0UDCR ISET MAINT,DEF INT EN,STOP X,Y,WD
2165 010246 052777 000010 170736 B1S 001TS,0UDCR ISET DEF SCAN EN
2166 010254 104010 DELAY IWAIT FOR SCAN DONE
2167 010256 000001 1
2168 010260 032777 100000 170724 B1T 001T15,0UDCR ICHECK THAT SCAN ERR DID NOT SET
2169 010266 001402 BEQ ,+4 IBRANCH IF CLEAR
2170 010270 104007 ERRORS
2171 010272 104005 SCOPE
2172 010274 032777 000040 170710 B1T 001TS,0UDCR ICHECK IF DEF SCAN DONE SET
2173 010302 001001 BNE ,+4 IBRANCH IF DONE SET
2174 010304 104007 ERRORS
2175 010306 104005 SCOPE
2176      I
2177      I.....
2178 010310 000062 T621 62 IROUTINE NUMBER 62
2179 010312 010306 T63 IADDRESS OF NEXT ROUTINE
2180 010314 001790 1000. ITEST ITERATION COUNT
2181 010316 010320 E9A ISCOPE ENTRY POINT
2182      000062      X=X+1
2183      I.....
2184 ITEST THAT DEF INT WITH STOP X,Y,WD SET WILL SCAN TO ADR 0
2185 010320 012777 007402 170664 E9A1 MOV 001TC2101TC9,0UDCR ISET MAINT,DEF INT,STP X,Y,WD

```


2197	010326	052777	000010	170656	BIS	#BIT3,0UDCR	ISSET DEF SCAN EN
2198	010334	104010			DELAY		WAIT FOR DONE
2199	010336	000001			1		
2200	010340	105777	170650		*STB	0UDSR	ITEST FOR SCAN OF 0
2201	010344	001402			BEO	.+6	
2202	010346	104007			ERRORS		
2203	010350	104005			SCOPE		
2204	010352	022777	017452	170632	CHP	#17452,0UDCR	IDEF INT,STP X,Y,WD,MAIN*,DEF DONE
2205	010360	001401			BEO	.+6	IDEF SCAN EN,DEF INT
2206	010362	104007			ERRORS		
2207	010364	104005			SCOPE		
2208							
2209							
2210	010366	000063			T631	03	ROUTINE NUMBER 63
2211	010370	010456				T64	ADDRESS OF NEXT ROUTINE
2212	010372	000144				100.	ITEST ITERATION COUNT
2213	010374	010376				F1A	SCOPE ENTRY POINT
2214		000063				X0X+1	
2215							
2216							
2217	010376	012777	000404	170606	F1A1	MOV	#BITC4,0UDCR
2218	010404	032777	020000	170600		BIT	#BIT13,0UDCR
2219	010412	001002				BNE	.+6
2220	010414	104007				ERRORS	
2221	010416	104005				SCOPE	
2222	010420	032777	010000	170564		BIT	#BIT12,0UDCR
2223	010426	001402				BEO	.+6
2224	010430	104007				ERRORS	
2225	010432	104005				SCOPE	
2226	010434	042777	000400	170550		BIC	#BIT0,0UDCR
2227	010442	032777	020000	170542		BIT	#BIT13,0UDCR
2228	010450	001401				BEO	.+6
2229	010452	104007				ERRORS	
2230	010454	104005				SCOPE	
2231							
2232							
2233	010456	000064			T641	04	ROUTINE NUMBER 64
2234	010460	010564				T65	ADDRESS OF NEXT ROUTINE
2235	010462	000012				100.	ITEST ITERATION COUNT
2236	010464	010466				F2A	SCOPE ENTRY POINT
2237		000064				X0X+1	
2238							
2239							
2240	010466	104004					
2241	010470	012777	000424	170514	F2A1	BRESET	
2242	010476	104010				MOV	#BITC3,0UDCR
2243	010500	000001				DELAY	
2244	010502	032777	100000	170502		1	
2245	010510	001002				BIT	#BIT15,0UDCR
2246	010512	104007				BNE	.+6
2247	010514	104005				ERRORS	
2248	010516	032777	000200	170466		SCOPE	
2249	010524	001002				BIT	#BIT7,0UDCR
2250	010526	104007				BNE	.+6
						ERRORS	

2251	010530	104005			SCOPE		
2252	010532	104004			SRESET		
2253	010534	032777	100000	170450	BIT	#BIT15, OUDCR	!DID SCAN ERROR CLEAR?
2254	010542	001402			BEQ	,+6	!BRANCH IF CLEAR
2255	010544	104007			ERRORS		
2256	010546	104005			SCOPE		
2257	010550	032777	000200	170434	BIT	#BIT7, OUDCR	!DID IMM SCAN DONE CLEAR?
2258	010556	001401			BEQ	,+6	!BRANCH IF CLEAR
2259	010560	104007			ERRORS		
2260	010562	104005			SCOPE		
2261							
2262							
2263	010564	000005			T651	05	ROUTINE NUMBER 65
2264	010566	010640				T66	ADDRESS OF NEXT ROUTINE
2265	010570	000012				10.	TEST ITERATION COUNT
2266	010572	010574				F20A	SCOPE ENTRY POINT
2267		000005				X=X+1	
2268							
2269							
2270	010574	104004			TEST THAT RIF DOES NOT SET WITH IMM START SCAN		
2271	010576	012777	000424	170406	F20A1	SRESET	INITIALIZE CONTROL
2272	010604	032777	000001	170400	MOV	#BITC3, OUDCR	SET MAIN DEF INT, DEF SCAN EN
2273	010612	001402			BIT	#BIT0, OUDCR	!DID RIF SET WITH START SCAN
2274	010614	104007			BEQ	,+6	!RIF SET IN ERROR
2275	010616	104005			ERRORS		
2276	010620	104010			SCOPE		
2277	010622	000001			DELAY		WAIT FOR SCAN DONE
2278	010624	022777	120624	170360	1		
2279	010632	001401			CHP	#120624, OUDCR	!SCAN ERR, IMM INT, MAIN, IMM SCAN DONE
2280	010634	104007			BEQ	,+6	!IMM SCAN EN, DEF INT EN
2281	010636	104005			ERRORS		
2282					SCOPE		
2283							
2284	010640	000006					
2285	010642	010730			T661	06	ROUTINE NUMBER 66
2286	010644	000144				T67	ADDRESS OF NEXT ROUTINE
2287	010646	010650				100.	TEST ITERATION COUNT
2288		000006				F3A	SCOPE ENTRY POINT
2289						X=X+1	
2290							
2291	010650	012777	000424	170334	TEST THAT IMM SCAN START CLEARS SCAN ERROR + IMM SCAN DONE		
2292	010656	104010			F3A1	MOV	SET MAIN, IMM INT, SCAN EN
2293	010660	000001				DELAY	WAIT UNTIL ERROR AND DONE SETS
2294	010662	042777	000004	170322	1		
2295	010670	052777	000004	170314	BIC	#BIT2, OUDCR	SET IMM INT EN LOW+HIGH
2296	010676	000240			BIS	#BIT2, OUDCR	!TO CLEAR SCAN ERROR+DONE
2297	010700	017700	170306		NOP		WAIT FOR DLY CLEAR DONE
2298	010704	032700	100000		MOV	OUDCR, X0	
2299	010710	001402			BIT	#BIT15, X0	!DID SCAN ERROR CLEAR
2300	010712	104005			BEQ	,+6	!BRANCH IF CLEAR
2301	010714	104007			SCOPE		
2302	010716	032700	000100		ERRORS		
2303	010722	001401			BIT	#BIT6, X0	!DID IMM SCAN DONE CLEAR?
2304	010724	104007			BEQ	,+6	!BRANCH IF CLEAR
					ERRORS		

2305	010726	104005			SCOPE	
2306					I	
2307					I.....	
2308	010730	000067			T67I 67	ROUTINE NUMBER 67
2309	010732	010950			T70	ADDRESS OF NEXT ROUTINE
2310	010734	000144			100.	TEST ITERATION COUNT
2311	010736	010740			P4A	SCOPE ENTRY POINT
2312		000067			X=X+1	I
2313					I.....	
2314					TEST THAT IMM SCAN ENABLE WILL INHIBIT SCAN + RIF CLEARS DONE	
2315	010740	012777	000404	170244	F4AI MOV #BITC4,UDCR	SET MAIN+IMM INT
2316	010746	104010			DELAY	WAIT SCAN SHOULD NOT START
2317	010750	000001			1	
2318	010752	032777	000100	170232	BIT #BIT6,UDCR	CHECK IF IMM SCAN DONE CLEAR
2319	010760	001402			BEO .+6	BRANCH IF CLEAR
2320	010762	104007			ERRORS	
2321	010764	104005			SCOPE	
2322	010766	052777	000020	170216	BIS #BIT4,UDCR	SET IMM SCAN ENABLE
2323	010774	104010			DELAY	WAIT FOR ERROR AND DONE
2324	010776	000001			1	
2325	011000	042777	000400	170204	BIC #BIT8,UDCR	CLEAR TO PREVENT NEW SCAN
2326	011006	052777	000001	170176	BIS #BIT8,UDCR	SET RIF
2327	011014	032777	100200	170170	BIT #BIT15 BIT9,UDCR	IS ERROR + DONE STILL SET?
2328	011022	001001			BNE .+4	BRANCH IF SET
2329	011024	104007			ERRORS	SETTING RIF FLOP CLEARED ERROR OR DONE
2330	011026	009777	170210		TST UDCA7	ADDRESS MODULE TO RIF
2331	011032	000240			NOP	WAIT FOR DEL CLEAR DONE
2332	011034	032777	100200	170190	BIT #BIT15 BIT9,UDCR	DID RIF CLEAR ERROR + DONE
2333	011042	001401			BEO .+4	BRANCH IF CLEAR
2334	011044	104007			ERRORS	
2335	011046	104005			SCOPE	
2336					I	
2337					I.....	
2338	011050	000070			T70I 70	ROUTINE NUMBER 70
2339	011052	011132			T71	ADDRESS OF NEXT ROUTINE
2340	011054	001750			1000.	TEST ITERATION COUNT
2341	011056	011060			P5A	SCOPE ENTRY POINT
2342		000070			X=X+1	I
2343					I.....	
2344					TEST THAT Y FAULT CAN BE GENERATED IN IMM MODE, NO TRAPS PS=7	
2345	011060	012777	001424	170124	P5AI MOV #BITC7,UDCR	SET MAIN, IMM INT+SCAN, STOP Y
2346	011066	104010			DELAY	WAIT IMS
2347	011070	000001			1	
2348	011072	032777	100000	170112	BIT #BIT15,UDCR	TEST IF SCAN ERROR SET
2349	011100	001002			BNE .+6	BRANCH IF SET
2350	011102	104007			ERRORS	
2351	011104	104005			SCOPE	
2352	011106	032777	000200	170076	BIT #BIT7,UDCR	TEST IF IMM DONE SET
2353	011114	001002			BNE .+6	BRANCH IF SET
2354	011116	104007			ERRORS	
2355	011120	104005			SCOPE	
2356	011122	042777	000001	170062	BIC #BIT8,UDCR	GENERATE RIF
2357	011130	104005			SCOPE	
2358					I	

2359					ROUTINE NUMBER 71
2360	011132	200071			ADDRESS OF NEXT ROUTINE
2361	011134	211214			TEST ITERATION COUNT
2362	011136	001750			SCOPE ENTRY POINT
2363	011140	211142			X=X+1
2364		000071			I
2365					TEST THAT NO FAULT CAN BE GENERATED IN IMM MODE, NO TRAPS PS=7
2366					F6A1 MOV #BITC0, OUDCR ISET MAINT, IMM INT SCAN, STOP WD
2367	011142	212777	003424	170042	DELAY
2368	011150	104010			I
2369	011152	000021			BIT #BIT15, OUDCR
2370	011154	032777	100000	170030	BNE ,+6
2371	011162	001002			IF SCAN ERROR SET
2372	011164	104007			BRANCH IF SET
2373	011166	104005			SCOPE
2374	011170	032777	000200	170014	BIT #BIT7, OUDCR
2375	011176	001002			BNE ,+6
2376	011200	104007			IF IMM DONE SET
2377	011202	104005			BRANCH IF SET
2378	011204	042777	000001	170000	ERRORS SCOPE
2379	011212	104005			BIC #BIT2, OUDCR
2380					GENERATE RIP
2381					I
2382	011214	000072			ROUTINE NUMBER 72
2383	011216	011274			ADDRESS OF NEXT ROUTINE
2384	011220	001750			TEST ITERATION COUNT
2385	011222	011224			SCOPE ENTRY POINT
2386		000072			X=X+1
2387					I
2388					TEST THAT IMM INT WITH STOP X,Y,W5 SET WILL NOT SET ERROR
2389	011224	012777	007404	167760	F7A1 MOV #BITC4 BITC9, OUDCR ISET MAINT, IMM INT EN, STP X+Y+W5
2390	011232	052777	000020	167752	BIS #BIT4, OUDCR ISET IMM SCAN EN
2391	011240	104010			DELAY
2392	011242	000001			I
2393	011244	032777	100000	167740	BIT #BIT15, OUDCR
2394	011252	001402			BEG ,+6
2395	011254	104007			CHECK THAT SCAN ERROR DID NOT SET
2396	011256	104005			BRANCH IF CLEAR
2397	011260	032777	000200	167724	SCOPE
2398	011266	001001			BIT #BIT7, OUDCR
2399	011270	104007			BNE ,+4
2400	011272	104005			CHECK IF IMM SCAN DONE SET
2401					BRANCH IF DONE SET
2402					SCOPE
2403	011274	000073			I
2404	011276	011352			ROUTINE NUMBER 73
2405	011300	001750			ADDRESS OF NEXT ROUTINE
2406	011302	011304			TEST ITERATION COUNT
2407		000073			SCOPE ENTRY POINT
2408					X=X+1
2409					I
2410	011304	012777	007404	167700	TEST THAT IMM INT WITH STOP X+Y+W5 SET WILL SCAN TO 0
2411	011312	052777	000020	167672	F8A1 MOV #BITC4 BITC9, OUDCR ISET MAINT, IMM INT EN, STP X+Y+W5
2412	011320	104010			BIS #BIT4, OUDCR ISET IMM SCAN EN
					DELAY

2413	011322	000001		1		
2414	011324	100777	167664	TSTB	0UDSR	ITEST FOR SCAN ADR OF 0
2415	011330	001402		BEO	.+6	
2416	011332	104007		ERRORS		
2417	011334	104005		SCOPE		
2418	011336	022777	027624 167646	CHP	027624,0UDCR	IDF INT,STOP X+Y+WD,MAINT,IMM DONE
2419	011344	001401		BEO	.+4	IDF SCAN EN,DEF INT+RIF SET
2420	011346	104007		ERRORS		
2421	011350	104005		SCOPE		
2422						
2423						
2424	011352	000074		T741	74	ROUTINE NUMBER 74
2425	011354	011404		T75		ADDRESS OF NEXT ROUTINE
2426	011356	000031		25		ITEST ITERATION COUNT
2427	011360	011362		G1A		SCOPE ENTRY POINT
2428		000074		X+X+1		
2429						
2430				ITEST THAT DEF VALID SETS		
2431	011362	104004		G1A1	BRESET	
2432	011364	016701	167622	MOV	UDCR,X1	IMOVE ADDRESS INTI R0
2433	011370	012700	001000	MOV	001Y9,X0	
2434	011374	012777	006412 167610	MOV	001YC1101Y1101Y10,0UDCR	ISSET MAINT,DEF INT,SCAN EN
2435	011402	050011		BIS	X0,(1)	ISSET STOP X
2436	011404	104010		DELAY		
2437	011406	000001		1		
2438	011410	052777	000024 167574	BIS	001Y2101Y4,0UDCR	ISSET IMM + SCAN EN
2439	011416	032777	100000 167570	BIT	001Y15,0UDSR	IDF VALID SHOULD BE SET
2440	011424	001002		BNE	.+6	IBRANCH IF DEF VALID SET
2441	011426	104007		ERRORS		
2442	011430	104005		SCOPE		
2443	011432	104010		DELAY		
2444	011434	000001		1		
2445	011436	100777	167552	TSTB	0UDSR	IS SCAN 0?
2446	011442	001402		BEO	.+6	IBRANCH IF SCAN IS 0
2447	011444	104007		ERRORS		
2448	011446	104005		SCOPE		
2449	011450	022777	039676 167534	CHP	039676,0UDCR	IMM+DEF INT,STP X+Y+WD,MAINT
2450	011456	001401		BEO	.+4	IMM+DEF DONE,SCAN EN,INT EN
2451	011460	104007		ERRORS		
2452	011462	104005		SCOPE		
2453						
2454						
2455	011464	000075		T791	75	ROUTINE NUMBER 75
2456	011466	011566		T76		ADDRESS OF NEXT ROUTINE
2457	011470	000031		25		ITEST ITERATION COUNT
2458	011472	011474		G2A		SCOPE ENTRY POINT
2459		000075		X+X+1		
2460						
2461				ITEST THAT IMM INT OVERRIDES DEF		
2462	011474	104004		G2A1	BRESET	
2463	011476	016701	167510	MOV	UDCR,X1	IMOVE ADDRESS I NTO R0
2464	011502	012700	000004	MOV	001Y2,X0	
2465	011506	012777	000432 167476	MOV	001YC1101Y2,0UDCR	ISSET MAINT,DEF INT,SCAN ENABS
2466	011514	050011		BIS	X0,(1)	ISSET IMM INT

```
2467 011516 104010          DELAY          WAIT FOR SCAN DONE
2468 011520 000001          1
2469 011522 032777 100000 167462  BIT 0BIT15,UDCR  ISCAN ERROR SHOULD BE SET
2470 011530 001002          ONE          .+6
2471 011532 104007          ERRORS
2472 011534 104005          SCOPE
2473 011536 032777 000200 167446  BIT 0BIT7,UDCR  IMM DONE SHOULD BE SET
2474 011544 001002          ONE          .+6
2475 011546 104007          ERRORS
2476 011550 104005          SCOPE
2477 011552 032777 000040 167432  BIT 0BIT5,UDCR  IDEF DONE SHOULD NOT BE SET
2478 011560 001401          DEQ          .+4
2479 011562 104007          ERRORS
2480 011564 104005          SCOPE
2481
2482
2483 011566 000076          T76: 76          ROUTINE NUMBER 76
2484 011570 011634          T77          ADDRESS OF NEXT ROUTINE
2485 011572 000144          100.          TEST ITERATION COUNT
2486 011574 011576          G2AA          SCOPE ENTRY POINT
2487 000076          X=X+1
2488
2489
2490 011576 012777 011630 167412  TEST THAT WHEN IMM+DEF ENABLED NO TRAPS OCCUR
2491 011604 012777 000036 167400  G2AA: MOV 0GAAER,OUTV  PRIME FOR TRAP ERROR
2492 011612 000007 106100          MOV 036,UDCR  SET IMM+DEF ENABLES
2493 011616 000777 167370          CLR PS  PS=0
2494 011622 000777 167366          TST UDCR  ADDRESS CONTROL, SHOULD NOT TRAP
2495 011626 104005          TST UDCR
2496 011630 104007          SCOPE
2497 011632 104005          G2AAER: ERRORS  TRAPPED WITH NO INTERRUPT
2498          SCOPE
2499
2500
2501 011634 000077          T77: 77          ROUTINE NUMBER 77
2502 011636 011754          T100          ADDRESS OF NEXT ROUTINE
2503 011640 000144          100.          TEST ITERATION COUNT
2504 011642 011644          G3A          SCOPE ENTRY POINT
2505 000077          X=X+1
2506
2507 011644 012777 011716 167344  TEST THAT IMMEDIATE INTERRUPT TRAPS TO CORRECT LOCATION
2508 011652 012777 000000 167340  G3A: MOV 0G3OK,OUTV  PRIME FOR GOOD RETURN
2509 011660 012767 000000 166110          MOV 0PRTY0,OUPL
2510 011666 016781 167320          MOV 0PRTY0,PS
2511 011672 012700 002000          MOV UDCR,X1  MOVE ADDRESS INTO R0
2512 011676 012777 000424 167306          MOV 0BIT10,X0  PUT STOP Y INTO R0
2513 011704 050011          MOV 0BITC3:0BIT0:0BIT1:1,UDCR  SET MAINT, IMM INT, IMM SCAN EN
2514 011706 104010          BIS X0,(1)  SET STOP Y TO STOP SCAN
2515 011710 000001          DELAY 1
2516 011712 104007          ERRORS  SHOULD TRAP BEFORE GETTING HERE
2517 011714 104005          SCOPE
2518 011716 012777 011750 167272  G3OK: MOV 0G3ERRX,OUTV  PRIME FOR SERVICE TRAP
2519 011724 000777 167262          TST UDCR  ADDRESS CONTROL TO SEE IF TRAP CAUSED
2520 011730 000777 167260          TST UDCR
```

Address	Hex	Dec	Label	Instruction	Comment
2521	011734	021777	027624	167250	
2522	011742	001401			
2523	011744	104007			
2524	011746	104005			
2525	011750	104007			
2526	011752	104005			
2527					
2528					
2529	011754	000100			
2530	011756	012074			
2531	011760	000144			
2532	011762	011764			
2533		000100			
2534					
2535					
2536	011764	012777	012036	167224	
2537	011772	012777	000000	167220	
2538	012000	012767	000000	165770	
2539	012006	016701	167200		
2540	012012	012700	001000		
2541	012016	012777	000412	167166	
2542	012024	050011			
2543	012026	104010			
2544	012030	000001			
2545	012032	104007			
2546	012034	104005			
2547	012036	012777	012070	167152	
2548	012044	000777	167142		
2549	012050	000777	167140		
2550	012054	022777	017452	167130	
2551	012062	001401			
2552	012064	104007			
2553	012066	104005			
2554	012070	104007			
2555	012072	104005			
2556					
2557					
2558	012074	000101			
2559	012076	012204			
2560	012100	000144			
2561	012102	012104			
2562		000101			
2563					
2564					
2565	012104	012777	012154	167104	
2566	012112	012777	000300	167100	
2567	012120	012767	000300	165650	
2568	012126	016701	167060		
2569	012132	012700	002000		
2570	012136	012777	005424	167046	
2571	012144	050011			
2572	012146	104010			
2573	012150	000001			
2574	012152	000402			

2575	012154	104007		G5ERR1	ERRORS		IMM TRAP WHEN PS=6
2576	012156	104005			SCOPE		
2577	012160	012777	012202 167030	MOV	@G5OK,OUTV		IPRIME FOR GOOD RETURN
2578	012166	012767	000240 165602	MOV	@PRTY3,PS		ILOWER PS TO 3
2579	012174	000240		NOP			IWAIT FOR TRAP
2580	012176	000240		NOP			
2581	012200	104007			ERRORS		INO TRAP PS=5
2582	012202	104005		G5OK1	SCOPE		
2583				I			
2584				I			
2585	012204	000102		T1021	102		ROUTINE NUMBER 102
2586	012206	012314			T103		ADDRESS OF NEXT ROUTINE
2587	012210	000144			100.		ITERATION COUNT
2588	012212	012214			G6A		SCOPE ENTRY POINT
2589		000102			X=X+1		
2590				I			
2591				I			
2592	012214	012777	012264 166774	ITEST	THAT DEF TRAPS AT CORRECT RR LEVEL		
2593	012222	012777	000200 166770	G6A1	MOV @G6ERR,OUTV		IPRIME FOR ERROR RETURN
2594	012230	012767	000200 165540		MOV @PRTY4,OUPL		
2595	012236	016701	166750		MOV @PRTY4,PS		ISSET PS=4
2596	012242	012700	001000		MOV UDCR,X1		IMOVE ADDRESS INTO R0
2597	012246	012777	000412 166736		MOV @BIT0,X0		IPUT STOP X IN R0
2598	012254	050011			MOV @BIT1:BIT0:BIT1,UDCR		ISSET MAINT,DEF INT,SCAN EN
2599	012256	104010			BIS X0,(1)		ISSET STOP X TO STOP SCAN
2600	012260	000001			DELAY		IWAIT,NO TRAP SHOULD OCCUR
2601	012262	000402			1		
2602	012264	104007		G6ERR1	ERRORS		IDEF TRAPPED WHEN PS=4
2603	012266	104005			SCOPE		
2604	012270	012777	012312 166720	MOV	@G6OK,OUTV		IPRIME FOR GOOD RETURN
2605	012276	012767	000140 165472	MOV	@PRTY3,PS		ILOWER PS TO 3
2606	012304	000240		NOP			
2607	012306	000240		NOP			
2608	012310	104007			ERRORS		INO TRAP PS=3
2609	012312	104005		G6OK1	SCOPE		
2610				I			
2611				I			
2612	012314	000103		T1031	103		ROUTINE NUMBER 103
2613	012316	012410			T104		ADDRESS OF NEXT ROUTINE
2614	012320	001750			1000.		ITERATION COUNT
2615	012322	012324			G7A		SCOPE ENTRY POINT
2616		000103			X=X+1		
2617				I			
2618				I			
2619	012324	012777	012404 166664	ITEST	THAT DATA TRANSFERS WILL NOT CAUSE FALSE TRAPS		
2620	012332	012777	000036 166652	G7A1	MOV @G7ERR,OUTV		IPRIME FOR ERROR RETURN
2621	012340	012767	000000 165430		MOV @36,UDCR		ISSET IMM+DEF INT+SCAN ENAB
2622	012346	012777	177777 166650		MOV @PRTY0,PS		ISSET PS TO 0
2623	012354	000777	166644		MOV @177777,0UMOD		ILOAD UDC BUS WITH ONES
2624	012360	001402			TST 0UMOD		IUDC BUS SHOULD BE 0
2625	012362	104007			BEQ		
2626	012364	104005			ERRORS		
2627	012366	000077	166632		SCOPE		
2628	012372	000777	166626		CLR 0UMOD		ICLEAR UDC BUS
					TST 0UMOD		

2629	012376	001401			BEQ	,+4	
2630	012400	104007			ERRORS		
2631	012402	104005			SCOPE		
2632	012404	104007			G7ERRI	ERRORS	IDATA TRANSFERS CAUSED TRAP
2633	012406	104005			SCOPE		
2634							
2635							
2636	012410	000104			T104I	104	ROUTINE NUMBER 104
2637	012412	012506				T105	ADDRESS OF NEXT ROUTINE
2638	012414	001750				1000.	TEST ITERATION COUNT
2639	012416	012420				G8A	SCOPE ENTRY POINT
2640		000104				X=X+1	
2641							
2642							
2643	012420	012777	012502	166570	ITEST	THAT DATA TRANSFERS WILL NOT CAUSE FALSE TRAPS	
2644	012426	012777	000036	166556	G8AI	MOV	GGERR,OUTV
2645	012434	012767	000000	165334		MOV	#36,UDCR
2646	012442	012777	125252	166554		MOV	#PRTY0,PS
2647	012450	005777	166550			MOV	0125252,0UMOD
2648	012454	001402				TST	0UMOD
2649	012456	104007				BEQ	,+6
2650	012460	104005				ERRORS	
2651	012462	012777	052525	166534		SCOPE	
2652	012470	005777	166530			MOV	052525,0UMOD
2653	012474	001401				TST	0UMOD
2654	012476	104007				BEQ	,+4
2655	012500	104005				ERRORS	
2656	012502	104007				SCOPE	
2657	012504	104005			G8ERRI	ERRORS	IDATA TRANSFERS CAUSED TRAP
2658					SCOPE		
2659							
2660	012506	000105					
2661	012510	012572			T105I	105	ROUTINE NUMBER 105
2662	012512	000144				T106	ADDRESS OF NEXT ROUTINE
2663	012514	012516				100.	TEST ITERATION COUNT
2664		000105				G9A	SCOPE ENTRY POINT
2665						X=X+1	
2666							
2667							
2668	012516	012777	012566	166472	ITEST	THAT DEF SCAN ERROR TRAPS AT LEVEL 0	
2669	012524	012767	000240	165244	I AND DOES NOT TRAP WITH IMM INT DISABLED		
2670	012532	012777	000412	166452	G9AI	MOV	GGERR,OUTV
2671	012540	104010				MOV	#PRTY5,PS
2672	012542	000001				MOV	0BITC1,UDCR
2673	012544	012777	012570	166444		DELAY	1
2674	012552	052777	000004	166432		MOV	GG9OK,OUTV
2675	012560	104010				018	0BIT2,UDCR
2676	012562	000001				DELAY	1
2677	012564	104007				ERRORS	
2678	012566	104007			G9ERRI	ERRORS	NO TRAP WITH IMM INT EN
2679	012570	104005			G9OKI	SCOPE	TRAP OCCURRED WITH IMM INT DISABLED
2680							
2681							
2682	012572	000106			T106I	106	ROUTINE NUMBER 106

MACY11:623 14-FEB-73 20194 PAGE 36-9
TYPE ROUTINE

```

      LAST                                IADDRESS OF NEXT ROUTINE
      I                                ITEST ITERATION COUNT
      EZA                                ISCOPE ENTRY POINT
      X=X+1                                I
.....
JUMMY END TEST
EZA1  SCOPE
      .END

```


ADTENP	002370	A1A	004152	A1B	004106	A1FA	004524
A10B	004540	A11A	004556	A11B	004572	A2A	004224
A20	004220	A3A	004236	A3B	004252	A4A	004270
A40	004304	A5A	004322	A5B	004336	A6A	004354
A60	004370	A7A	004406	A7B	004422	A8A	004440
A80	004454	A9A	004472	A9B	004506	ADCNV	002224
BDCNVA	002256	BDCNVD	002310	BDCNVC	002312	BDCNVD	002314
B1YC1	000412	B1YC2	000402	B1YC3	000424	B1YC4	000404
B1YC5	001412	B1YC6	003412	B1YC7	001424	B1YC8	003424
B1YC9	007000	B1Y0	000001	B1Y1	000002	B1Y1P	002200
B1Y11	004000	B1Y12	010000	B1Y13	020000	B1Y14	040000
B1Y15	100000	B1Y2	000004	B1Y3	000010	B1Y4	000020
B1Y5	000040	B1Y6	000100	B1Y7	000200	B1Y8	000400
B1Y9	001000	BMOVE	002420	BMOVE	002410	B1A	004610
B2A	004714	B3A	004774	B4A	005054	B5A	005134
B6A	005214	B7A	005274	B8A	005354	B9A	005434
CHAINN	001424	CHALT	104003	CHLT	002714	CHNA	001500
CHNAA	001516	CHNAB	001472	CHNAC	001402	CHNB	001536
CNVCTR	002362	CURTST	004134	C1A	005514	C1FA	006110
C11A	006144	C12A	006200	C13A	006234	C14A	006270
C15A	006324	C16A	006360	C17A	006414	C2A	025550
C3A	005604	C4A	005640	C5A	005674	C6A	005730
C7A	005764	C8A	006020	C9A	006054	DECVAL	002402
DELAY	104010	D:0IT	002364	DLV	002752	DLVA	002762
DLVB	002766	D1A	006440	D2A	006664	D3A	007120
EMALT	104017	EHLT	002074	EHLTA	002104	EMTA	002674
EMTINT	002650	ENTLIM	004120	EMTTAB	004000	EMTV	000030
EMTX	000020	ERR	001720	ERRA	001770	ERRB	002054
ERRC	002060	ERRD	002070	ERRE	002072	ERROR	104002
ERRORS	104007	ERROR1	104006	ERRST	001644	ERR1	001742
E1A	007254	E2A	007344	E2BA	007452	E2CA	007526
E3A	007602	E4A	007656	E5A	007746	E6A	010074
E7A	010156	E8A	010240	E9A	010320	FORWD	001604
F1A	010376	F2A	010466	F2BA	010574	F3A	010650
F4A	010740	F5A	011060	F6A	011142	F7A	011224
F8A	011304	GETRDY	001300	GTRDYA	001342	GTRDYC	001362
GTRDYD	001404	GTRDYX	001306	G1A	011302	G2A	011474
G2AA	011576	G2AAER	011630	G3A	011644	G3ERRX	011750
G3OK	011716	G4A	011764	G4ERRX	012070	G4OK	012030
G5A	012104	G5ERR	012154	G5OK	012202	G6A	012214
G6ERR	012264	G6OK	012312	G7A	012324	G7ERR	012404
G8A	012420	G8ERR	012502	G9A	012516	G9ERR	012566
G9OK	012570	ICNT	004124	ICTR	004122	LOGIC	001572
MACHER	000004	MCLK	001222	MEO	003100	MICNT	003212
MINCRT	003356	MPC	003174	MPGEND	004051	MPUDC	003571
MPUDNG	003721	MPUDOK	003645	MPWRF	003532	MPWRT	003453
MSETSR	003264	MSTR	003223	MTIT	003376	MTNUM	003161
MUDCR	003233	MUDSR	003251	NOP	000240	NXIST	004132
OACNV	002136	OACNVA	002152	OACNVX	002222	OPEN	000000
PC	000007	POPSP	005726	POPSP2	002626	PRTYF	000000
PRTY1	000040	PRTY2	000100	PRTY3	000140	PRTY4	000200
PRTY5	000240	PRTY6	000300	PRTY7	000340	PS	177776
PUSH	005746	PUSH2	024646	PWFDC	002620	PWFDCX	002640
PWRDN	002432	PWRDT	002566	PWRFL	000024	PWRST	002466

PHRUP	002442	PHRUT	002576	PHUDC	002520	PHUDCA	002540
RST04	104012	RST05	104016	RST05S	104014	RSF4	003076
RS05	003130	RS05S	003124	RTNNO	004130	R0	X000000
SAV04	104011	SAV05	104013	SAV05S	104015	SCOPF	104005
SCOPTR	004120	SP	X000000	SR	177570	RESEF	104004
SRSETT	002730	START	001250	SUBTEN	002322	RUTLA	002326
SUBTNB	002342	SV04	003002	SV05	003032	SVPSA	003040
SV05B	003052	SV05C	003060	SV05S	003022	TENPHR	002360
TK0	001204	TK8	001202	TLAST	177777	TP0	001210
TP8	001206	TRPV	000034	TYPE	104000	TPES	104001
TYPS	002100	TYPSA	002130	TYPSB	002132	T0	004142
T1	004174	T10	004462	T100	011754	T101	012074
T102	012204	T103	012314	T104	012410	T105	012500
T106	012572	T11	004514	T12	004546	T13	004600
T14	004704	T15	004764	T16	005044	T17	005124
T2	004226	T20	005204	T21	005264	T22	005344
T23	005424	T24	005504	T25	005540	T26	005574
T27	005630	T3	004260	T30	005604	T31	005720
T32	005754	T33	006010	T34	006044	T35	006100
T36	006134	T37	006170	T4	004312	T40	006224
T41	006260	T42	006314	T43	006350	T44	006404
T45	006430	T46	006654	T47	007110	T5	004344
T50	007244	T51	007334	T52	007442	T53	007510
T54	007572	T55	007646	T56	007736	T57	010064
T6	004376	T60	010146	T61	010230	T62	010310
T63	010366	T64	010450	T65	010504	T66	010640
T67	010730	T7	004430	T70	011050	T71	011132
T72	011214	T73	011274	T74	011352	T75	011404
T76	011566	T77	011634	UDCA1	001226	UDCA2	001230
UDCA3	001232	UDCA4	001234	UDCA5	001236	UDCA6	001240
UDCA7	001242	UDCA8	001244	UDCA9	001246	UDCR	001212
UDCRT	004136	UDBR	001214	UDSRT	004140	UMOD	001224
UPL	001220	UTV	001210	X	000106	ZZA	012602
SFILLS	001201	SNULL	001200	STYPE	001100	.	012604

ERRORS DETECTED: 0

DZUDB-B CONTROL TEST MACY11,623 14-FEB-73 20194 PAGE 36-12
UDC110, SRC

•,UDC110/N-SYSHAC.SML,UDC110, SRC
RUN-TIME: 15 20 0 SECONDS
CORE USED: 8K