Memory Selector Matrix

This document provides the circuit schematic for the G604 Memory Selector Matrix. The diagram details the configuration of transformers (T-2052), diodes (D-670), and input/output lines, intended for Read/Write memory operations. The document includes administrative details such as the draftsman (H.W. Porter), the engineer (Thomas Hughes), and the document date (January 26, 1965).