8-3 Input NAND Gates

This document is an electrical schematic diagram for a NAND gate module, identified as MI15. It details the logical arrangement of integrated circuits (DEC7410N) and associated components used for testing and maintenance purposes. The schematic shows the pinout configurations for 3-input NAND gates and includes a parts list specifying the ICs and capacitors required.