Delay Line

This document is a technical schematic for the Digital Equipment Corporation M310 Delay Line, dated 1967. It provides a detailed circuit diagram including logic gates, transistors, and a tapped delay line with increments from 50 to 500 nanoseconds. The document includes a transistor and diode conversion chart for maintenance and testing purposes.