|
Title |
Order No |
|
|
Parent |
|
|
Checkerboard Program for 1,024 and 4,096 Word Memories
This document describes a maintenance program designed to test the performance and reliability of magnetic core memory and sense amplifiers.
|
M-1120
|
|
|
|
Comparison of PDP-11, PDP-8 and the NOVA
How Good is the PDP-11?
11 January 1969
An internal memorandum evaluating the speed and memory efficiency of the PDP-11 compared to the PDP-8 and Data General NOVA computers.
|
PM 35-1
|
|
|
|
Computer Structures: What Have We Learned from the PDP-11?
This paper analyzes the design, development, and evolution of the DEC PDP-11 computer, examining its architectural successes, limitations, and the environmental factors influencing its growth.
|
N/A
|
|
|
|
Controllers, Cables, Packaging
An internal DEC memo from 1973 outlining proposed improvements for PDP-11 peripheral controller packaging, cabling, and standardized backpanels.
|
12-1
|
|
|
|
Design Review Minutes of October 20, 1969
Design Review Committee
Interoffice memorandum regarding the PDP-11 Design Review Committee meeting held on October 20, 1969.
|
N/A
|
|
|
|
Divide Subroutine
Technical memorandum detailing the implementation of fractional and integer divide routines for the PDP-1 computer.
|
M-1097
|
|
|
|
Extension of PDP-11 Instruction Set
This memorandum evaluates various methods for extending the PDP-11 instruction set to support a potential PDP-K machine.
|
2
|
|
|
|
Extension of PDP-11 Instruction Set: Floating Point
A 1969 memorandum proposing an extension to the PDP-11 instruction set by interfacing a floating-point processor to the Unibus.
|
S-1043
|
|
|
|
Extension of the PDP-11 Address Space
A technical memorandum evaluating the limitations of the PDP-11 address space and potential expansion methods for larger system requirements.
|
3-1
|
|
|
|
Guidelines for Handling of Requests for PDP-11 Information
Internal memorandum outlining procedures for managing inquiries regarding the development of the new PDP-11 computer system.
|
null
|
|
|
|
Introduction to PDP-9I Technical Memoranda
This document outlines the standard procedures, formatting, and indexing requirements for creating and maintaining technical memoranda for the PDP-9I.
|
PDP-9I-TM-1
|
|
|
|
Isolation of Small and Large PDP-11s
An internal memorandum from Gordon Bell advocating for the complete isolation of small and large PDP-11 systems.
|
2236
|
|
|
|
KAll Design Critique
How I Might Do It Now
An internal DEC memo from October 1969 providing design improvement recommendations for the KAll processor.
|
N/A
|
|
|
|
Long Range PDP-11 Plans
An interoffice memorandum from Ken Olsen to Gordon Bell and Bob Puffer regarding future development strategy for the PDP-11 line.
|
2-3
|
|
|
|
March 7 Meeting Minutes
Third Session
Minutes from the March 7, 1969 PDP-11 Electrical Design Review meeting detailing architectural changes and future discussion topics.
|
3-0006-9
|
|
|
|
Minutes of the PDP-11 Design Review Meeting
Interoffice Memorandum
24 April 1969
Minutes from the PDP-11 design review meeting held on April 24, 1969, detailing requested documentation for evaluation.
|
4-0058-9
|
|
|
|
Notes from PDP-11 Design Review
Internal memo dated April 15, 1969, detailing design review discussions for the PDP-11 architecture.
|
4-10-69
|
|
|
|
PDP-10 Time-Sharing Monitor
Maintenance Memos
A collection of eight internal memoranda from January 1969 regarding the PDP-10 Time-Sharing Monitor maintenance and operations.
|
100-150-004-00
|
|
|
|
PDP-11 Architecture
An interoffice memorandum discussing the architecture, instruction set, and assembly language design for the PDP-11 computer.
|
none
|
|
|
|
PDP-11 Bus Devices on K Bus
A technical memorandum investigating the feasibility and requirements for interchanging devices between the PDP-11 bus and the K Bus.
|
5
|
|
|
|
PDP-11 Design Review Meeting
An interoffice memorandum scheduling a PDP-11 Design Review Committee meeting for April 29, 1969.
|
4-0048-9
|
|
|
|
PDP-11 Design Review Meeting
Interoffice Memorandum
Minutes from the April 24, 1969, PDP-11 Design Review meeting, covering addressing, branch instructions, and byte arithmetic.
|
5-0015-9
|
|
|
|
PDP-11 Electrical Design Review
Second Session
Minutes from the second PDP-11 electrical design review meeting held on February 24, 1969.
|
3-0004-9
|
|
|
|
PDP-11 Electrical Design Review Minutes
Design Review Minutes
Minutes from the February 1969 design review meeting for the PDP-11 computer project.
|
2-0035-9
|
|
|
|
PDP-11 Floating Point Format
An interoffice memorandum defining the floating point format to be implemented in the PDP-11 computer line.
|
130-314-001-00
|
|
|
|
PDP-11 Floating Point Format
Technical Memorandum
Technical memorandum detailing the floating point format chosen for the PDP-11 computer line.
|
16A
|
|
|
|
PDP-11 I/O Bus
An interoffice memorandum discussing performance concerns and potential improvements for the PDP-11 I/O bus design.
|
4-0030-9
|
|
|
|
PDP-11 Instruction and Architecture Compromises
Memorandum
A 1969 memorandum from R. Cady outlining recommended architectural changes and addressing feedback for the PDP-11 computer.
|
RC:69:24
|
|
|
|
PDP-11 Instruction Set
Technical memorandum detailing the instruction set architecture, addressing modes, and registers for the PDP-11 computer system.
|
RC:69:01
|
|
|
|
PDP-11 Packaging Concept
An interoffice memorandum outlining the modular packaging design concept for the PDP-11 computer system.
|
KH:69:05
|
|
|
|
PDP-11 Shipments
An interoffice memorandum detailing PDP-11 shipment statistics from fiscal year 1970 through the first two months of fiscal year 1972.
|
null
|
|
|
|
PDP-11 Still Going Strong
A letter to the editor of DEC PROFESSIONAL arguing that the PDP-11 remains a cost-effective alternative to VAX systems due to lower software costs and better performance efficiency.
|
N/A
|
|
|
|
PDP-11 Strategy
Internal Digital Equipment Corporation memorandum discussing product management assignments and strategic status for the PDP-11 computer series.
|
None
|
|
|
|
PDP-11 Strategy Status
A confidential interoffice memorandum from September 1974 outlining the status of the PDP-11 strategy and product developments.
|
PDP11-2-4
|
|
|
|
PDP-11/30 Specifications
A confidential internal memorandum from Roger Cady to the Design Review Committee regarding PDP-11/30 specifications.
|
null
|
|
|
|
PDP-11/35 & 16K Memory Strategy
An internal DEC memorandum detailing the product strategy for the PDP-11/35 computer and new 16K memory modules.
|
N/A
|
|
|
|
PDP-11/40 Technical Memo Index and Abstracts
Technical Memo Index and Abstracts
A consolidated index and set of abstracts for PDP-11/40 Technical Memos issued in 1970.
|
PDP-11/40 Tech Memo #1
|
|
|
|
PDP-X Documentation
A document providing a numerically and alphabetically ordered index of technical memoranda for the PDP-X computer.
|
PDP-X-INDEX
|
|
|
|
Proposed PDP-11 Re-organization
An internal Digital Equipment Corporation memorandum proposing a hardware register and instruction set organization for the PDP-11.
|
RC:69:27
|
|
|
|
Punch Test Program
Operating Instructions
Operating instructions and assembly code for the DEC TP-1 punch test program for the PDP-1 computer.
|
M-1100
|
|
|
|
Read-In Mode Simulator
This 1961 memorandum describes a utility routine for the PDP-1 that enables program loading without using the 'read-in' switch.
|
M-1119
|
|
|
|
Semiconductor Conversion Chart
PDP 11
U Word
A series of engineering schematics detailing signal flow and semiconductor connections for the PDP-11 processor.
|
M7232-0-1
|
|
|
|
Tentative Design Goals for 11/20 Successors
A 1969 memorandum from Bruce Delagi to the PDP-11 Steering Committee outlining potential design features and goals for future PDP-11 processors.
|
none
|
|